Home | History | Annotate | Line # | Download | only in sunxi
      1  1.2  jakllsch /* $NetBSD: sun50i_h6_r_ccu.h,v 1.2 2021/11/10 17:38:11 jakllsch Exp $ */
      2  1.1  jmcneill 
      3  1.1  jmcneill /*-
      4  1.1  jmcneill  * Copyright (c) 2018 Jared McNeill <jmcneill (at) invisible.ca>
      5  1.1  jmcneill  * All rights reserved.
      6  1.1  jmcneill  *
      7  1.1  jmcneill  * Redistribution and use in source and binary forms, with or without
      8  1.1  jmcneill  * modification, are permitted provided that the following conditions
      9  1.1  jmcneill  * are met:
     10  1.1  jmcneill  * 1. Redistributions of source code must retain the above copyright
     11  1.1  jmcneill  *    notice, this list of conditions and the following disclaimer.
     12  1.1  jmcneill  * 2. Redistributions in binary form must reproduce the above copyright
     13  1.1  jmcneill  *    notice, this list of conditions and the following disclaimer in the
     14  1.1  jmcneill  *    documentation and/or other materials provided with the distribution.
     15  1.1  jmcneill  *
     16  1.1  jmcneill  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     17  1.1  jmcneill  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     18  1.1  jmcneill  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     19  1.1  jmcneill  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     20  1.1  jmcneill  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
     21  1.1  jmcneill  * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
     22  1.1  jmcneill  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
     23  1.1  jmcneill  * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
     24  1.1  jmcneill  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     25  1.1  jmcneill  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     26  1.1  jmcneill  * SUCH DAMAGE.
     27  1.1  jmcneill  */
     28  1.1  jmcneill 
     29  1.1  jmcneill #ifndef _SUN50I_H6_R_CCU_H
     30  1.1  jmcneill #define _SUN50I_H6_R_CCU_H
     31  1.1  jmcneill 
     32  1.1  jmcneill #define	H6_R_RST_APB1_TIMER	0
     33  1.1  jmcneill #define	H6_R_RST_APB1_TWD	1
     34  1.1  jmcneill #define	H6_R_RST_APB1_PWM	2
     35  1.1  jmcneill #define	H6_R_RST_APB2_UART	3
     36  1.1  jmcneill #define	H6_R_RST_APB2_I2C	4
     37  1.1  jmcneill #define	H6_R_RST_APB1_IR	5
     38  1.1  jmcneill #define	H6_R_RST_APB1_W1	6
     39  1.2  jakllsch #define	H6_R_RST_APB2_RSB	7
     40  1.1  jmcneill 
     41  1.1  jmcneill #define	H6_R_CLK_AR100		0
     42  1.1  jmcneill #define	H6_R_CLK_AHB		1
     43  1.1  jmcneill #define	H6_R_CLK_APB1		2
     44  1.1  jmcneill #define	H6_R_CLK_APB2		3
     45  1.1  jmcneill #define	H6_R_CLK_APB1_TIMER	4
     46  1.1  jmcneill #define	H6_R_CLK_APB1_TWD	5
     47  1.1  jmcneill #define	H6_R_CLK_APB1_PWM	6
     48  1.1  jmcneill #define	H6_R_CLK_APB2_UART	7
     49  1.1  jmcneill #define	H6_R_CLK_APB2_I2C	8
     50  1.1  jmcneill #define	H6_R_CLK_APB1_IR	9
     51  1.1  jmcneill #define	H6_R_CLK_APB1_W1	10
     52  1.1  jmcneill #define	H6_R_CLK_IR		11
     53  1.1  jmcneill #define	H6_R_CLK_W1		12
     54  1.2  jakllsch #define	H6_R_CLK_APB2_RSB	13
     55  1.1  jmcneill 
     56  1.1  jmcneill #endif /* !_SUN50I_H6_R_CCU_H */
     57