Home | History | Annotate | Line # | Download | only in sunxi
      1  1.3    bouyer /* $NetBSD: sun5i_a13_gpio.c,v 1.3 2018/04/03 16:01:25 bouyer Exp $ */
      2  1.1  jmcneill 
      3  1.1  jmcneill /*-
      4  1.1  jmcneill  * Copyright (c) 2017 Jared McNeill <jmcneill (at) invisible.ca>
      5  1.1  jmcneill  * All rights reserved.
      6  1.1  jmcneill  *
      7  1.1  jmcneill  * Redistribution and use in source and binary forms, with or without
      8  1.1  jmcneill  * modification, are permitted provided that the following conditions
      9  1.1  jmcneill  * are met:
     10  1.1  jmcneill  * 1. Redistributions of source code must retain the above copyright
     11  1.1  jmcneill  *    notice, this list of conditions and the following disclaimer.
     12  1.1  jmcneill  * 2. Redistributions in binary form must reproduce the above copyright
     13  1.1  jmcneill  *    notice, this list of conditions and the following disclaimer in the
     14  1.1  jmcneill  *    documentation and/or other materials provided with the distribution.
     15  1.1  jmcneill  *
     16  1.1  jmcneill  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     17  1.1  jmcneill  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     18  1.1  jmcneill  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     19  1.1  jmcneill  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     20  1.1  jmcneill  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
     21  1.1  jmcneill  * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
     22  1.1  jmcneill  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
     23  1.1  jmcneill  * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
     24  1.1  jmcneill  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     25  1.1  jmcneill  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     26  1.1  jmcneill  * SUCH DAMAGE.
     27  1.1  jmcneill  *
     28  1.1  jmcneill  * $FreeBSD$
     29  1.1  jmcneill  */
     30  1.1  jmcneill 
     31  1.1  jmcneill #include <sys/cdefs.h>
     32  1.3    bouyer __KERNEL_RCSID(0, "$NetBSD: sun5i_a13_gpio.c,v 1.3 2018/04/03 16:01:25 bouyer Exp $");
     33  1.1  jmcneill 
     34  1.1  jmcneill #include <sys/param.h>
     35  1.1  jmcneill #include <sys/systm.h>
     36  1.1  jmcneill #include <sys/kernel.h>
     37  1.1  jmcneill #include <sys/types.h>
     38  1.1  jmcneill 
     39  1.1  jmcneill #include <arm/sunxi/sunxi_gpio.h>
     40  1.1  jmcneill 
     41  1.1  jmcneill static const struct sunxi_gpio_pins a13_pins[] = {
     42  1.1  jmcneill 	{ "PB0",  1, 0,   { "gpio_in", "gpio_out", "i2c0" } },
     43  1.1  jmcneill 	{ "PB1",  1, 1,   { "gpio_in", "gpio_out", "i2c0" } },
     44  1.3    bouyer 	{ "PB2",  1, 2,   { "gpio_in", "gpio_out", "pwm", NULL, NULL, NULL, "irq" }, 6, 16 },
     45  1.3    bouyer 	{ "PB3",  1, 3,   { "gpio_in", "gpio_out", "ir0", NULL, NULL, NULL, "irq" }, 6, 17 },
     46  1.3    bouyer 	{ "PB4",  1, 4,   { "gpio_in", "gpio_out", "ir0", NULL, NULL, NULL, "irq" }, 6, 18 },
     47  1.3    bouyer 	{ "PB10", 1, 10,  { "gpio_in", "gpio_out", "spi2", NULL, NULL, NULL, "irq" }, 6, 24 },
     48  1.1  jmcneill 	{ "PB15", 1, 15,  { "gpio_in", "gpio_out", "i2c1" } },
     49  1.1  jmcneill 	{ "PB16", 1, 16,  { "gpio_in", "gpio_out", "i2c1" } },
     50  1.1  jmcneill 	{ "PB17", 1, 17,  { "gpio_in", "gpio_out", "i2c2" } },
     51  1.1  jmcneill 	{ "PB18", 1, 18,  { "gpio_in", "gpio_out", "i2c2" } },
     52  1.1  jmcneill 
     53  1.1  jmcneill 	{ "PC0",  2, 0,   { "gpio_in", "gpio_out", "nand0", "spi0" } },
     54  1.1  jmcneill 	{ "PC1",  2, 1,   { "gpio_in", "gpio_out", "nand0", "spi0" } },
     55  1.1  jmcneill 	{ "PC2",  2, 2,   { "gpio_in", "gpio_out", "nand0", "spi0" } },
     56  1.1  jmcneill 	{ "PC3",  2, 3,   { "gpio_in", "gpio_out", "nand0", "spi0" } },
     57  1.1  jmcneill 	{ "PC4",  2, 4,   { "gpio_in", "gpio_out", "nand0" } },
     58  1.1  jmcneill 	{ "PC5",  2, 5,   { "gpio_in", "gpio_out", "nand0" } },
     59  1.1  jmcneill 	{ "PC6",  2, 6,   { "gpio_in", "gpio_out", "nand0", "mmc2" } },
     60  1.1  jmcneill 	{ "PC7",  2, 7,   { "gpio_in", "gpio_out", "nand0", "mmc2" } },
     61  1.1  jmcneill 	{ "PC8",  2, 8,   { "gpio_in", "gpio_out", "nand0", "mmc2" } },
     62  1.1  jmcneill 	{ "PC9",  2, 9,   { "gpio_in", "gpio_out", "nand0", "mmc2" } },
     63  1.1  jmcneill 	{ "PC10", 2, 10,  { "gpio_in", "gpio_out", "nand0", "mmc2" } },
     64  1.1  jmcneill 	{ "PC11", 2, 11,  { "gpio_in", "gpio_out", "nand0", "mmc2" } },
     65  1.1  jmcneill 	{ "PC12", 2, 12,  { "gpio_in", "gpio_out", "nand0", "mmc2" } },
     66  1.1  jmcneill 	{ "PC13", 2, 13,  { "gpio_in", "gpio_out", "nand0", "mmc2" } },
     67  1.1  jmcneill 	{ "PC14", 2, 14,  { "gpio_in", "gpio_out", "nand0", "mmc2" } },
     68  1.1  jmcneill 	{ "PC15", 2, 15,  { "gpio_in", "gpio_out", "nand0", "mmc2" } },
     69  1.1  jmcneill 	{ "PC19", 2, 19,  { "gpio_in", "gpio_out", "nand0" } },
     70  1.1  jmcneill 
     71  1.1  jmcneill 	{ "PD2",  3, 2,   { "gpio_in", "gpio_out", "lcd0", "uart2" } },
     72  1.1  jmcneill 	{ "PD3",  3, 3,   { "gpio_in", "gpio_out", "lcd0", "uart2" } },
     73  1.1  jmcneill 	{ "PD4",  3, 4,   { "gpio_in", "gpio_out", "lcd0", "uart2" } },
     74  1.1  jmcneill 	{ "PD5",  3, 5,   { "gpio_in", "gpio_out", "lcd0", "uart2" } },
     75  1.1  jmcneill 	{ "PD6",  3, 6,   { "gpio_in", "gpio_out", "lcd0", "emac" } },
     76  1.1  jmcneill 	{ "PD7",  3, 7,   { "gpio_in", "gpio_out", "lcd0", "emac" } },
     77  1.1  jmcneill 	{ "PD10", 3, 10,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     78  1.1  jmcneill 	{ "PD11", 3, 11,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     79  1.1  jmcneill 	{ "PD12", 3, 12,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     80  1.1  jmcneill 	{ "PD13", 3, 13,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     81  1.1  jmcneill 	{ "PD14", 3, 14,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     82  1.1  jmcneill 	{ "PD15", 3, 15,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     83  1.1  jmcneill 	{ "PD18", 3, 18,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     84  1.1  jmcneill 	{ "PD19", 3, 19,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     85  1.1  jmcneill 	{ "PD20", 3, 20,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     86  1.1  jmcneill 	{ "PD21", 3, 21,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     87  1.1  jmcneill 	{ "PD22", 3, 22,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     88  1.1  jmcneill 	{ "PD23", 3, 23,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     89  1.1  jmcneill 	{ "PD24", 3, 24,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     90  1.1  jmcneill 	{ "PD25", 3, 25,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     91  1.1  jmcneill 	{ "PD26", 3, 26,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     92  1.1  jmcneill 	{ "PD27", 3, 27,  { "gpio_in", "gpio_out", "lcd0", "emac" } },
     93  1.1  jmcneill 
     94  1.3    bouyer 	{ "PE0",  4, 0,   { "gpio_in", NULL, "ts0", "csi0", "spi2", NULL, "irq" }, 6, 14 },
     95  1.3    bouyer 	{ "PE1",  4, 1,   { "gpio_in", NULL, "ts0", "csi0", "spi2", NULL, "irq" }, 6, 15 },
     96  1.1  jmcneill 	{ "PE2",  4, 2,   { "gpio_in", NULL, "ts0", "csi0", "spi2" } },
     97  1.1  jmcneill 	{ "PE3",  4, 3,   { "gpio_in", "gpio_out", "ts0", "csi0", "spi2" } },
     98  1.1  jmcneill 	{ "PE4",  4, 4,   { "gpio_in", "gpio_out", "ts0", "csi0", "mmc2" } },
     99  1.1  jmcneill 	{ "PE5",  4, 5,   { "gpio_in", "gpio_out", "ts0", "csi0", "mmc2" } },
    100  1.1  jmcneill 	{ "PE6",  4, 6,   { "gpio_in", "gpio_out", "ts0", "csi0", "mmc2" } },
    101  1.1  jmcneill 	{ "PE7",  4, 7,   { "gpio_in", "gpio_out", "ts0", "csi0", "mmc2" } },
    102  1.1  jmcneill 	{ "PE8",  4, 8,   { "gpio_in", "gpio_out", "ts0", "csi0", "mmc2" } },
    103  1.1  jmcneill 	{ "PE9",  4, 9,   { "gpio_in", "gpio_out", "ts0", "csi0", "mmc2" } },
    104  1.1  jmcneill 	{ "PE10", 4, 10,  { "gpio_in", "gpio_out", "ts0", "csi0", "uart1" } },
    105  1.1  jmcneill 	{ "PE11", 4, 11,  { "gpio_in", "gpio_out", "ts0", "csi0", "uart1" } },
    106  1.1  jmcneill 
    107  1.1  jmcneill 	{ "PF0",  5, 0,   { "gpio_in", "gpio_out", "mmc0", "jtag" } },
    108  1.1  jmcneill 	{ "PF1",  5, 1,   { "gpio_in", "gpio_out", "mmc0", "jtag" } },
    109  1.1  jmcneill 	{ "PF2",  5, 2,   { "gpio_in", "gpio_out", "mmc0", "uart0" } },
    110  1.1  jmcneill 	{ "PF3",  5, 3,   { "gpio_in", "gpio_out", "mmc0", "jtag" } },
    111  1.1  jmcneill 	{ "PF4",  5, 4,   { "gpio_in", "gpio_out", "mmc0", "uart0" } },
    112  1.1  jmcneill 	{ "PF5",  5, 5,   { "gpio_in", "gpio_out", "mmc0", "jtag" } },
    113  1.1  jmcneill 
    114  1.3    bouyer 	{ "PG0",  6, 0,   { "gpio_in", NULL, "gps", NULL, NULL, NULL, "irq" }, 6, 0 },
    115  1.3    bouyer 	{ "PG1",  6, 1,   { "gpio_in", NULL, "gps", NULL, NULL, NULL, "irq" }, 6, 1 },
    116  1.3    bouyer 	{ "PG2",  6, 2,   { "gpio_in", NULL, "gps", NULL, NULL, NULL, "irq" }, 6, 2 },
    117  1.3    bouyer 	{ "PG3",  6, 3,   { "gpio_in", "gpio_out", NULL, NULL, "uart1", NULL, "irq" }, 6, 3 },
    118  1.3    bouyer 	{ "PG4",  6, 4,   { "gpio_in", "gpio_out", NULL, NULL, "uart1", NULL, "irq" }, 6, 4 },
    119  1.3    bouyer 	{ "PG9",  6, 9,   { "gpio_in", "gpio_out", "spi1", "uart3", NULL, NULL, "irq" }, 6, 9 },
    120  1.3    bouyer 	{ "PG10", 6, 10,  { "gpio_in", "gpio_out", "spi1", "uart3", NULL, NULL, "irq" }, 6, 10 },
    121  1.3    bouyer 	{ "PG11", 6, 11,  { "gpio_in", "gpio_out", "spi1", "uart3", NULL, NULL, "irq" }, 6, 11 },
    122  1.3    bouyer 	{ "PG12", 6, 12,  { "gpio_in", "gpio_out", "spi1", "uart3", NULL, NULL, "irq" }, 6, 12 },
    123  1.1  jmcneill };
    124  1.1  jmcneill 
    125  1.1  jmcneill const struct sunxi_gpio_padconf sun5i_a13_padconf = {
    126  1.1  jmcneill 	.npins = __arraycount(a13_pins),
    127  1.1  jmcneill 	.pins = a13_pins,
    128  1.1  jmcneill };
    129