sun8i_h3_ccu.c revision 1.5
1 /* $NetBSD: sun8i_h3_ccu.c,v 1.5 2017/07/01 16:25:16 jmcneill Exp $ */ 2 3 /*- 4 * Copyright (c) 2017 Jared McNeill <jmcneill (at) invisible.ca> 5 * Copyright (c) 2017 Emmanuel Vadot <manu (at) freebsd.org> 6 * All rights reserved. 7 * 8 * Redistribution and use in source and binary forms, with or without 9 * modification, are permitted provided that the following conditions 10 * are met: 11 * 1. Redistributions of source code must retain the above copyright 12 * notice, this list of conditions and the following disclaimer. 13 * 2. Redistributions in binary form must reproduce the above copyright 14 * notice, this list of conditions and the following disclaimer in the 15 * documentation and/or other materials provided with the distribution. 16 * 17 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR 18 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES 19 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 20 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, 21 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, 22 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 23 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED 24 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, 25 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 26 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 27 * SUCH DAMAGE. 28 */ 29 30 #include <sys/cdefs.h> 31 32 __KERNEL_RCSID(1, "$NetBSD: sun8i_h3_ccu.c,v 1.5 2017/07/01 16:25:16 jmcneill Exp $"); 33 34 #include <sys/param.h> 35 #include <sys/bus.h> 36 #include <sys/device.h> 37 #include <sys/systm.h> 38 39 #include <dev/fdt/fdtvar.h> 40 41 #include <arm/sunxi/sunxi_ccu.h> 42 #include <arm/sunxi/sun8i_h3_ccu.h> 43 44 #define PLL_PERIPH0_CTRL_REG 0x028 45 #define AHB1_APB1_CFG_REG 0x054 46 #define APB2_CFG_REG 0x058 47 #define BUS_CLK_GATING_REG0 0x060 48 #define BUS_CLK_GATING_REG3 0x06c 49 #define SDMMC0_CLK_REG 0x088 50 #define SDMMC1_CLK_REG 0x08c 51 #define SDMMC2_CLK_REG 0x090 52 #define USBPHY_CFG_REG 0x0cc 53 #define MBUS_RST_REG 0x0fc 54 #define BUS_SOFT_RST_REG0 0x2c0 55 #define BUS_SOFT_RST_REG1 0x2c4 56 #define BUS_SOFT_RST_REG2 0x2c8 57 #define BUS_SOFT_RST_REG3 0x2d0 58 #define BUS_SOFT_RST_REG4 0x2d8 59 60 static int sun8i_h3_ccu_match(device_t, cfdata_t, void *); 61 static void sun8i_h3_ccu_attach(device_t, device_t, void *); 62 63 static const char * const compatible[] = { 64 "allwinner,sun8i-h3-ccu", 65 NULL 66 }; 67 68 CFATTACH_DECL_NEW(sunxi_h3_ccu, sizeof(struct sunxi_ccu_softc), 69 sun8i_h3_ccu_match, sun8i_h3_ccu_attach, NULL, NULL); 70 71 static struct sunxi_ccu_reset sun8i_h3_ccu_resets[] = { 72 SUNXI_CCU_RESET(H3_RST_USB_PHY0, USBPHY_CFG_REG, 0), 73 SUNXI_CCU_RESET(H3_RST_USB_PHY1, USBPHY_CFG_REG, 1), 74 SUNXI_CCU_RESET(H3_RST_USB_PHY2, USBPHY_CFG_REG, 2), 75 SUNXI_CCU_RESET(H3_RST_USB_PHY3, USBPHY_CFG_REG, 3), 76 77 SUNXI_CCU_RESET(H3_RST_MBUS, MBUS_RST_REG, 31), 78 79 SUNXI_CCU_RESET(H3_RST_BUS_CE, BUS_SOFT_RST_REG0, 5), 80 SUNXI_CCU_RESET(H3_RST_BUS_DMA, BUS_SOFT_RST_REG0, 6), 81 SUNXI_CCU_RESET(H3_RST_BUS_MMC0, BUS_SOFT_RST_REG0, 8), 82 SUNXI_CCU_RESET(H3_RST_BUS_MMC1, BUS_SOFT_RST_REG0, 9), 83 SUNXI_CCU_RESET(H3_RST_BUS_MMC2, BUS_SOFT_RST_REG0, 10), 84 SUNXI_CCU_RESET(H3_RST_BUS_NAND, BUS_SOFT_RST_REG0, 13), 85 SUNXI_CCU_RESET(H3_RST_BUS_DRAM, BUS_SOFT_RST_REG0, 14), 86 SUNXI_CCU_RESET(H3_RST_BUS_EMAC, BUS_SOFT_RST_REG0, 17), 87 SUNXI_CCU_RESET(H3_RST_BUS_TS, BUS_SOFT_RST_REG0, 18), 88 SUNXI_CCU_RESET(H3_RST_BUS_HSTIMER, BUS_SOFT_RST_REG0, 19), 89 SUNXI_CCU_RESET(H3_RST_BUS_SPI0, BUS_SOFT_RST_REG0, 20), 90 SUNXI_CCU_RESET(H3_RST_BUS_SPI1, BUS_SOFT_RST_REG0, 21), 91 SUNXI_CCU_RESET(H3_RST_BUS_OTG, BUS_SOFT_RST_REG0, 23), 92 SUNXI_CCU_RESET(H3_RST_BUS_EHCI0, BUS_SOFT_RST_REG0, 24), 93 SUNXI_CCU_RESET(H3_RST_BUS_EHCI1, BUS_SOFT_RST_REG0, 25), 94 SUNXI_CCU_RESET(H3_RST_BUS_EHCI2, BUS_SOFT_RST_REG0, 26), 95 SUNXI_CCU_RESET(H3_RST_BUS_EHCI3, BUS_SOFT_RST_REG0, 27), 96 SUNXI_CCU_RESET(H3_RST_BUS_OHCI0, BUS_SOFT_RST_REG0, 28), 97 SUNXI_CCU_RESET(H3_RST_BUS_OHCI1, BUS_SOFT_RST_REG0, 29), 98 SUNXI_CCU_RESET(H3_RST_BUS_OHCI2, BUS_SOFT_RST_REG0, 30), 99 SUNXI_CCU_RESET(H3_RST_BUS_OHCI3, BUS_SOFT_RST_REG0, 31), 100 101 SUNXI_CCU_RESET(H3_RST_BUS_VE, BUS_SOFT_RST_REG1, 0), 102 SUNXI_CCU_RESET(H3_RST_BUS_TCON0, BUS_SOFT_RST_REG1, 3), 103 SUNXI_CCU_RESET(H3_RST_BUS_TCON1, BUS_SOFT_RST_REG1, 4), 104 SUNXI_CCU_RESET(H3_RST_BUS_DEINTERLACE, BUS_SOFT_RST_REG1, 5), 105 SUNXI_CCU_RESET(H3_RST_BUS_CSI, BUS_SOFT_RST_REG1, 8), 106 SUNXI_CCU_RESET(H3_RST_BUS_TVE, BUS_SOFT_RST_REG1, 9), 107 SUNXI_CCU_RESET(H3_RST_BUS_HDMI0, BUS_SOFT_RST_REG1, 10), 108 SUNXI_CCU_RESET(H3_RST_BUS_HDMI1, BUS_SOFT_RST_REG1, 11), 109 SUNXI_CCU_RESET(H3_RST_BUS_DE, BUS_SOFT_RST_REG1, 12), 110 SUNXI_CCU_RESET(H3_RST_BUS_GPU, BUS_SOFT_RST_REG1, 20), 111 SUNXI_CCU_RESET(H3_RST_BUS_MSGBOX, BUS_SOFT_RST_REG1, 21), 112 SUNXI_CCU_RESET(H3_RST_BUS_SPINLOCK, BUS_SOFT_RST_REG1, 22), 113 SUNXI_CCU_RESET(H3_RST_BUS_DBG, BUS_SOFT_RST_REG1, 31), 114 115 SUNXI_CCU_RESET(H3_RST_BUS_EPHY, BUS_SOFT_RST_REG2, 2), 116 117 SUNXI_CCU_RESET(H3_RST_BUS_CODEC, BUS_SOFT_RST_REG3, 0), 118 SUNXI_CCU_RESET(H3_RST_BUS_SPDIF, BUS_SOFT_RST_REG3, 1), 119 SUNXI_CCU_RESET(H3_RST_BUS_THS, BUS_SOFT_RST_REG3, 8), 120 SUNXI_CCU_RESET(H3_RST_BUS_I2S0, BUS_SOFT_RST_REG3, 12), 121 SUNXI_CCU_RESET(H3_RST_BUS_I2S1, BUS_SOFT_RST_REG3, 13), 122 SUNXI_CCU_RESET(H3_RST_BUS_I2S2, BUS_SOFT_RST_REG3, 14), 123 124 SUNXI_CCU_RESET(H3_RST_BUS_I2C0, BUS_SOFT_RST_REG4, 0), 125 SUNXI_CCU_RESET(H3_RST_BUS_I2C1, BUS_SOFT_RST_REG4, 1), 126 SUNXI_CCU_RESET(H3_RST_BUS_I2C2, BUS_SOFT_RST_REG4, 2), 127 SUNXI_CCU_RESET(H3_RST_BUS_UART0, BUS_SOFT_RST_REG4, 16), 128 SUNXI_CCU_RESET(H3_RST_BUS_UART1, BUS_SOFT_RST_REG4, 17), 129 SUNXI_CCU_RESET(H3_RST_BUS_UART2, BUS_SOFT_RST_REG4, 18), 130 SUNXI_CCU_RESET(H3_RST_BUS_UART3, BUS_SOFT_RST_REG4, 19), 131 SUNXI_CCU_RESET(H3_RST_BUS_SCR, BUS_SOFT_RST_REG4, 20), 132 }; 133 134 static const char *ahb1_parents[] = { "losc", "hosc", "axi", "pll_periph0" }; 135 static const char *ahb2_parents[] = { "ahb1", "pll_periph0" }; 136 static const char *apb2_parents[] = { "losc", "hosc", "pll_periph0" }; 137 static const char *mod_parents[] = { "hosc", "pll_periph0", "pll_periph1" }; 138 139 static struct sunxi_ccu_clk sun8i_h3_ccu_clks[] = { 140 SUNXI_CCU_NKMP(H3_CLK_PLL_PERIPH0, "pll_periph0", "hosc", 141 PLL_PERIPH0_CTRL_REG, /* reg */ 142 __BITS(12,8), /* n */ 143 __BITS(5,4), /* k */ 144 0, /* m */ 145 __BITS(17,16), /* p */ 146 __BIT(31), /* enable */ 147 SUNXI_CCU_NKMP_DIVIDE_BY_TWO), 148 149 SUNXI_CCU_PREDIV(H3_CLK_AHB1, "ahb1", ahb1_parents, 150 AHB1_APB1_CFG_REG, /* reg */ 151 __BITS(7,6), /* prediv */ 152 __BIT(3), /* prediv_sel */ 153 __BITS(5,4), /* div */ 154 __BITS(13,12), /* sel */ 155 SUNXI_CCU_PREDIV_POWER_OF_TWO), 156 SUNXI_CCU_PREDIV(H3_CLK_AHB2, "ahb2", ahb2_parents, 157 APB2_CFG_REG, /* reg */ 158 0, /* prediv */ 159 __BIT(1), /* prediv_sel */ 160 0, /* div */ 161 __BITS(1,0), /* sel */ 162 SUNXI_CCU_PREDIV_DIVIDE_BY_TWO), 163 164 SUNXI_CCU_NM(H3_CLK_APB2, "apb2", apb2_parents, 165 APB2_CFG_REG, /* reg */ 166 __BITS(17,16), /* n */ 167 __BITS(4,0), /* m */ 168 __BITS(25,24), /* sel */ 169 0, /* enable */ 170 SUNXI_CCU_NM_POWER_OF_TWO), 171 172 SUNXI_CCU_NM(H3_CLK_MMC0, "mmc0", mod_parents, 173 SDMMC0_CLK_REG, __BITS(17, 16), __BITS(3,0), __BITS(25, 24), __BIT(31), 174 SUNXI_CCU_NM_POWER_OF_TWO|SUNXI_CCU_NM_ROUND_DOWN), 175 SUNXI_CCU_NM(H3_CLK_MMC1, "mmc1", mod_parents, 176 SDMMC1_CLK_REG, __BITS(17, 16), __BITS(3,0), __BITS(25, 24), __BIT(31), 177 SUNXI_CCU_NM_POWER_OF_TWO|SUNXI_CCU_NM_ROUND_DOWN), 178 SUNXI_CCU_NM(H3_CLK_MMC2, "mmc2", mod_parents, 179 SDMMC2_CLK_REG, __BITS(17, 16), __BITS(3,0), __BITS(25, 24), __BIT(31), 180 SUNXI_CCU_NM_POWER_OF_TWO|SUNXI_CCU_NM_ROUND_DOWN), 181 182 SUNXI_CCU_GATE(H3_CLK_BUS_MMC0, "bus-mmc0", "ahb1", 183 BUS_CLK_GATING_REG0, 8), 184 SUNXI_CCU_GATE(H3_CLK_BUS_MMC1, "bus-mmc1", "ahb1", 185 BUS_CLK_GATING_REG0, 9), 186 SUNXI_CCU_GATE(H3_CLK_BUS_MMC2, "bus-mmc2", "ahb1", 187 BUS_CLK_GATING_REG0, 10), 188 SUNXI_CCU_GATE(H3_CLK_BUS_EMAC, "bus-emac", "ahb2", 189 BUS_CLK_GATING_REG0, 17), 190 SUNXI_CCU_GATE(H3_CLK_BUS_OTG, "bus-otg", "ahb1", 191 BUS_CLK_GATING_REG0, 23), 192 SUNXI_CCU_GATE(H3_CLK_BUS_EHCI0, "bus-ehci0", "ahb1", 193 BUS_CLK_GATING_REG0, 24), 194 SUNXI_CCU_GATE(H3_CLK_BUS_EHCI1, "bus-ehci1", "ahb2", 195 BUS_CLK_GATING_REG0, 25), 196 SUNXI_CCU_GATE(H3_CLK_BUS_EHCI2, "bus-ehci2", "ahb2", 197 BUS_CLK_GATING_REG0, 26), 198 SUNXI_CCU_GATE(H3_CLK_BUS_EHCI3, "bus-ehci3", "ahb2", 199 BUS_CLK_GATING_REG0, 27), 200 SUNXI_CCU_GATE(H3_CLK_BUS_OHCI0, "bus-ohci0", "ahb1", 201 BUS_CLK_GATING_REG0, 28), 202 SUNXI_CCU_GATE(H3_CLK_BUS_OHCI1, "bus-ohci1", "ahb2", 203 BUS_CLK_GATING_REG0, 29), 204 SUNXI_CCU_GATE(H3_CLK_BUS_OHCI2, "bus-ohci2", "ahb2", 205 BUS_CLK_GATING_REG0, 30), 206 SUNXI_CCU_GATE(H3_CLK_BUS_OHCI3, "bus-ohci3", "ahb2", 207 BUS_CLK_GATING_REG0, 31), 208 209 SUNXI_CCU_GATE(H3_CLK_BUS_I2C0, "bus-i2c0", "apb2", 210 BUS_CLK_GATING_REG3, 0), 211 SUNXI_CCU_GATE(H3_CLK_BUS_I2C1, "bus-i2c1", "apb2", 212 BUS_CLK_GATING_REG3, 1), 213 SUNXI_CCU_GATE(H3_CLK_BUS_I2C2, "bus-i2c2", "apb2", 214 BUS_CLK_GATING_REG3, 2), 215 SUNXI_CCU_GATE(H3_CLK_BUS_UART0, "bus-uart0", "apb2", 216 BUS_CLK_GATING_REG3, 16), 217 SUNXI_CCU_GATE(H3_CLK_BUS_UART1, "bus-uart1", "apb2", 218 BUS_CLK_GATING_REG3, 17), 219 SUNXI_CCU_GATE(H3_CLK_BUS_UART2, "bus-uart2", "apb2", 220 BUS_CLK_GATING_REG3, 18), 221 SUNXI_CCU_GATE(H3_CLK_BUS_UART3, "bus-uart3", "apb2", 222 BUS_CLK_GATING_REG3, 19), 223 224 SUNXI_CCU_GATE(H3_CLK_USBPHY0, "usb-phy0", "hosc", 225 USBPHY_CFG_REG, 8), 226 SUNXI_CCU_GATE(H3_CLK_USBPHY1, "usb-phy1", "hosc", 227 USBPHY_CFG_REG, 9), 228 SUNXI_CCU_GATE(H3_CLK_USBPHY2, "usb-phy2", "hosc", 229 USBPHY_CFG_REG, 10), 230 SUNXI_CCU_GATE(H3_CLK_USBPHY3, "usb-phy3", "hosc", 231 USBPHY_CFG_REG, 11), 232 SUNXI_CCU_GATE(H3_CLK_USBOHCI0, "usb-ohci0", "hosc", 233 USBPHY_CFG_REG, 16), 234 SUNXI_CCU_GATE(H3_CLK_USBOHCI1, "usb-ohci1", "hosc", 235 USBPHY_CFG_REG, 17), 236 SUNXI_CCU_GATE(H3_CLK_USBOHCI2, "usb-ohci2", "hosc", 237 USBPHY_CFG_REG, 18), 238 SUNXI_CCU_GATE(H3_CLK_USBOHCI3, "usb-ohci3", "hosc", 239 USBPHY_CFG_REG, 19), 240 }; 241 242 static int 243 sun8i_h3_ccu_match(device_t parent, cfdata_t cf, void *aux) 244 { 245 struct fdt_attach_args * const faa = aux; 246 247 return of_match_compatible(faa->faa_phandle, compatible); 248 } 249 250 static void 251 sun8i_h3_ccu_attach(device_t parent, device_t self, void *aux) 252 { 253 struct sunxi_ccu_softc * const sc = device_private(self); 254 struct fdt_attach_args * const faa = aux; 255 256 sc->sc_dev = self; 257 sc->sc_phandle = faa->faa_phandle; 258 sc->sc_bst = faa->faa_bst; 259 260 sc->sc_resets = sun8i_h3_ccu_resets; 261 sc->sc_nresets = __arraycount(sun8i_h3_ccu_resets); 262 263 sc->sc_clks = sun8i_h3_ccu_clks; 264 sc->sc_nclks = __arraycount(sun8i_h3_ccu_clks); 265 266 if (sunxi_ccu_attach(sc) != 0) 267 return; 268 269 aprint_naive("\n"); 270 aprint_normal(": H3 CCU\n"); 271 272 sunxi_ccu_print(sc); 273 } 274
Indexes created Thu Oct 02 10:09:58 GMT 2025