Home | History | Annotate | Line # | Download | only in xscale
pxa2x0_a4x_space.c revision 1.6 
      1 /*	$NetBSD: pxa2x0_a4x_space.c,v 1.6 2018/03/16 17:56:32 ryo Exp $ */
      2 
      3 /*
      4  * Copyright (c) 2002  Genetec Corporation.  All rights reserved.
      5  * Written by Hiroyuki Bessho for Genetec Corporation.
      6  *
      7  * Redistribution and use in source and binary forms, with or without
      8  * modification, are permitted provided that the following conditions
      9  * are met:
     10  * 1. Redistributions of source code must retain the above copyright
     11  *    notice, this list of conditions and the following disclaimer.
     12  * 2. Redistributions in binary form must reproduce the above copyright
     13  *    notice, this list of conditions and the following disclaimer in the
     14  *    documentation and/or other materials provided with the distribution.
     15  * 3. All advertising materials mentioning features or use of this software
     16  *    must display the following acknowledgement:
     17  *	This product includes software developed for the NetBSD Project by
     18  *	Genetec Corporation.
     19  * 4. The name of Genetec Corporation may not be used to endorse or
     20  *    promote products derived from this software without specific prior
     21  *    written permission.
     22  *
     23  * THIS SOFTWARE IS PROVIDED BY GENETEC CORPORATION ``AS IS'' AND
     24  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     25  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     26  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL GENETEC CORPORATION
     27  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     28  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     29  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     30  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     31  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     32  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     33  * POSSIBILITY OF SUCH DAMAGE.
     34  */
     35 
     36 /*
     37  * Bus space tag for 8/16-bit devices on 32-bit bus.
     38  * all registers are located at the address of multiple of 4.
     39  */
     40 
     41 #include <sys/cdefs.h>
     42 __KERNEL_RCSID(0, "$NetBSD: pxa2x0_a4x_space.c,v 1.6 2018/03/16 17:56:32 ryo Exp $");
     43 
     44 #include <sys/param.h>
     45 #include <sys/systm.h>
     46 
     47 #include <uvm/uvm_extern.h>
     48 
     49 #include <sys/bus.h>
     50 
     51 /* Prototypes for all the bus_space structure functions */
     52 bs_protos(pxa2x0);
     53 bs_protos(a4x);
     54 bs_protos(generic);
     55 bs_protos(generic_armv4);
     56 bs_protos(bs_notimpl);
     57 
     58 struct bus_space pxa2x0_a4x_bs_tag = {
     59 	/* cookie */
     60 	.bs_cookie = (void *) 0,
     61 
     62 	/* mapping/unmapping */
     63 	.bs_map = pxa2x0_bs_map,
     64 	.bs_unmap = pxa2x0_bs_unmap,
     65 	.bs_subregion = pxa2x0_bs_subregion,
     66 
     67 	/* allocation/deallocation */
     68 	.bs_alloc = pxa2x0_bs_alloc,	/* not implemented */
     69 	.bs_free = pxa2x0_bs_free,	/* not implemented */
     70 
     71 	/* get kernel virtual address */
     72 	.bs_vaddr = pxa2x0_bs_vaddr,
     73 
     74 	/* mmap */
     75 	.bs_mmap = bs_notimpl_bs_mmap,
     76 
     77 	/* barrier */
     78 	.bs_barrier = pxa2x0_bs_barrier,
     79 
     80 	/* read (single) */
     81 	.bs_r_1 = a4x_bs_r_1,
     82 	.bs_r_2 = a4x_bs_r_2,
     83 	.bs_r_4 = a4x_bs_r_4,
     84 	.bs_r_8 = bs_notimpl_bs_r_8,
     85 
     86 	/* read multiple */
     87 	.bs_rm_1 = a4x_bs_rm_1,
     88 	.bs_rm_2 = a4x_bs_rm_2,
     89 	.bs_rm_4 = bs_notimpl_bs_rm_4,
     90 	.bs_rm_8 = bs_notimpl_bs_rm_8,
     91 
     92 	/* read region */
     93 	.bs_rr_1 = bs_notimpl_bs_rr_1,
     94 	.bs_rr_2 = bs_notimpl_bs_rr_2,
     95 	.bs_rr_4 = bs_notimpl_bs_rr_4,
     96 	.bs_rr_8 = bs_notimpl_bs_rr_8,
     97 
     98 	/* write (single) */
     99 	.bs_w_1 = a4x_bs_w_1,
    100 	.bs_w_2 = a4x_bs_w_2,
    101 	.bs_w_4 = a4x_bs_w_4,
    102 	.bs_w_8 = bs_notimpl_bs_w_8,
    103 
    104 	/* write multiple */
    105 	.bs_wm_1 = a4x_bs_wm_1,
    106 	.bs_wm_2 = a4x_bs_wm_2,
    107 	.bs_wm_4 = bs_notimpl_bs_wm_4,
    108 	.bs_wm_8 = bs_notimpl_bs_wm_8,
    109 
    110 	/* write region */
    111 	.bs_wr_1 = bs_notimpl_bs_wr_1,
    112 	.bs_wr_2 = bs_notimpl_bs_wr_2,
    113 	.bs_wr_4 = bs_notimpl_bs_wr_4,
    114 	.bs_wr_8 = bs_notimpl_bs_wr_8,
    115 
    116 	/* set multiple */
    117 	.bs_sm_1 = bs_notimpl_bs_sm_1,
    118 	.bs_sm_2 = bs_notimpl_bs_sm_2,
    119 	.bs_sm_4 = bs_notimpl_bs_sm_4,
    120 	.bs_sm_8 = bs_notimpl_bs_sm_8,
    121 
    122 	/* set region */
    123 	.bs_sr_1 = bs_notimpl_bs_sr_1,
    124 	.bs_sr_2 = bs_notimpl_bs_sr_2,
    125 	.bs_sr_4 = bs_notimpl_bs_sr_4,
    126 	.bs_sr_8 = bs_notimpl_bs_sr_8,
    127 
    128 	/* copy */
    129 	.bs_c_1 = bs_notimpl_bs_c_1,
    130 	.bs_c_2 = bs_notimpl_bs_c_2,
    131 	.bs_c_4 = bs_notimpl_bs_c_4,
    132 	.bs_c_8 = bs_notimpl_bs_c_8,
    133 };
    134