Home | History | Annotate | Line # | Download | only in dev
zsvar.h revision 1.1
      1 /*	$NetBSD: zsvar.h,v 1.1 1995/03/26 07:12:14 leo Exp $	*/
      2 
      3 /*
      4  * Copyright (c) 1995 Leo Weppelman (Atari modifications)
      5  * Copyright (c) 1992, 1993
      6  *	The Regents of the University of California.  All rights reserved.
      7  *
      8  * This software was developed by the Computer Systems Engineering group
      9  * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and
     10  * contributed to Berkeley.
     11  *
     12  * All advertising materials mentioning features or use of this software
     13  * must display the following acknowledgement:
     14  *	This product includes software developed by the University of
     15  *	California, Lawrence Berkeley Laboratory.
     16  *
     17  * Redistribution and use in source and binary forms, with or without
     18  * modification, are permitted provided that the following conditions
     19  * are met:
     20  * 1. Redistributions of source code must retain the above copyright
     21  *    notice, this list of conditions and the following disclaimer.
     22  * 2. Redistributions in binary form must reproduce the above copyright
     23  *    notice, this list of conditions and the following disclaimer in the
     24  *    documentation and/or other materials provided with the distribution.
     25  * 3. All advertising materials mentioning features or use of this software
     26  *    must display the following acknowledgement:
     27  *	This product includes software developed by the University of
     28  *	California, Berkeley and its contributors.
     29  * 4. Neither the name of the University nor the names of its contributors
     30  *    may be used to endorse or promote products derived from this software
     31  *    without specific prior written permission.
     32  *
     33  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
     34  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     35  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     36  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
     37  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     38  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     39  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     40  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     41  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     42  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     43  * SUCH DAMAGE.
     44  *
     45  *	@(#)zsvar.h	8.1 (Berkeley) 6/11/93
     46  */
     47 
     48 /*
     49  * Software state, per zs channel.
     50  *
     51  * The zs chip has insufficient buffering, so we provide a software
     52  * buffer using a two-level interrupt scheme.  The hardware (high priority)
     53  * interrupt simply grabs the `cause' of the interrupt and stuffs it into
     54  * a ring buffer.  It then schedules a software interrupt; the latter
     55  * empties the ring as fast as it can, hoping to avoid overflow.
     56  *
     57  * Interrupts can happen because of:
     58  *	- received data;
     59  *	- transmit pseudo-DMA done; and
     60  *	- status change.
     61  * These are all stored together in the (single) ring.  The size of the
     62  * ring is a power of two, to make % operations fast.  Since we need two
     63  * bits to distinguish the interrupt type, and up to 16 for the received
     64  * data plus RR1 status, we use 32 bits per ring entry.
     65  *
     66  * When the value is a character + RR1 status, the character is in the
     67  * upper 8 bits of the RR1 status.
     68  */
     69 #define ZLRB_RING_SIZE		256		/* ZS line ring buffer size */
     70 #define	ZLRB_RING_MASK		255		/* mask for same */
     71 
     72 /* 0 is reserved (means "no interrupt") */
     73 #define	ZRING_RINT		1		/* receive data interrupt */
     74 #define	ZRING_XINT		2		/* transmit done interrupt */
     75 #define	ZRING_SINT		3		/* status change interrupt */
     76 
     77 #define	ZRING_TYPE(x)		((x) & 3)
     78 #define	ZRING_VALUE(x)		((x) >> 8)
     79 #define	ZRING_MAKE(t, v)	((t) | (v) << 8)
     80 
     81 struct zs_chanstate {
     82 	struct	zs_chanstate	*cs_next;	/* linked list for zshard() */
     83 	volatile struct zschan	*cs_zc;		/* points to hardware regs */
     84 	int			cs_unit;	/* unit number */
     85 	struct	tty		*cs_ttyp;	/* ### */
     86 
     87 	/*
     88 	 * We must keep a copy of the write registers as they are
     89 	 * mostly write-only and we sometimes need to set and clear
     90 	 * individual bits (e.g., in WR3).  Not all of these are
     91 	 * needed but 16 bytes is cheap and this makes the addressing
     92 	 * simpler.  Unfortunately, we can only write to some registers
     93 	 * when the chip is not actually transmitting, so whenever
     94 	 * we are expecting a `transmit done' interrupt the preg array
     95 	 * is allowed to `get ahead' of the current values.  In a
     96 	 * few places we must change the current value of a register,
     97 	 * rather than (or in addition to) the pending value; for these
     98 	 * cs_creg[] contains the current value.
     99 	 */
    100 	u_char	cs_creg[16];		/* current values */
    101 	u_char	cs_preg[16];		/* pending values */
    102 	u_char	cs_heldchange;		/* change pending (creg != preg) */
    103 	u_char	cs_rr0;			/* last rr0 processed */
    104 
    105 	/* pure software data, per channel */
    106 	char	cs_softcar;		/* software carrier */
    107 	char	cs_xxx;			/* (spare) */
    108 
    109 	/*
    110 	 * The transmit byte count and address are used for pseudo-DMA
    111 	 * output in the hardware interrupt code.  PDMA can be suspended
    112 	 * to get pending changes done; heldtbc is used for this.  It can
    113 	 * also be stopped for ^S; this sets TS_TTSTOP in tp->t_state.
    114 	 */
    115 	int	cs_tbc;			/* transmit byte count */
    116 	caddr_t	cs_tba;			/* transmit buffer address */
    117 	int	cs_heldtbc;		/* held tbc while xmission stopped */
    118 
    119 	/*
    120 	 * Printing an overrun error message often takes long enough to
    121 	 * cause another overrun, so we only print one per second.
    122 	 */
    123 	long	cs_rotime;		/* time of last ring overrun */
    124 	long	cs_fotime;		/* time of last fifo overrun */
    125 
    126 	/*
    127 	 * The ring buffer.
    128 	 */
    129 	u_int		cs_rbget;	/* ring buffer `get' index	*/
    130 	volatile u_int	cs_rbput;	/* ring buffer `put' index	*/
    131 	int		cs_rbuf[ZLRB_RING_SIZE];/* type, value pairs	*/
    132 };
    133 
    134 /*
    135  * Macros to read and write individual registers (except 0) in a channel.
    136  */
    137 #define	ZS_READ(c, r)		((c)->zc_csr = (r), (c)->zc_csr)
    138 #define	ZS_WRITE(c, r, v)	((c)->zc_csr = (r), (c)->zc_csr = (v))
    139 
    140 /*
    141  * Split minor into unit & flag nibble.
    142  */
    143 #define	ZS_UNIT(dev)		((minor(dev) >> 4) & 0xf)
    144 #define	ZS_FLAGS(dev)		(minor(dev) & 0xf)
    145