Home | History | Annotate | Line # | Download | only in vme
if_levar.h revision 1.5 
      1 /*	$NetBSD: if_levar.h,v 1.5 1998/12/09 08:51:12 leo Exp $	*/
      2 
      3 /*-
      4  * Copyright (c) 1996 The NetBSD Foundation, Inc.
      5  * All rights reserved.
      6  *
      7  * This code is derived from software contributed to The NetBSD Foundation
      8  * by Leo Weppelman.
      9  *
     10  * Redistribution and use in source and binary forms, with or without
     11  * modification, are permitted provided that the following conditions
     12  * are met:
     13  * 1. Redistributions of source code must retain the above copyright
     14  *    notice, this list of conditions and the following disclaimer.
     15  * 2. Redistributions in binary form must reproduce the above copyright
     16  *    notice, this list of conditions and the following disclaimer in the
     17  *    documentation and/or other materials provided with the distribution.
     18  * 3. All advertising materials mentioning features or use of this software
     19  *    must display the following acknowledgement:
     20  *        This product includes software developed by the NetBSD
     21  *        Foundation, Inc. and its contributors.
     22  * 4. Neither the name of The NetBSD Foundation nor the names of its
     23  *    contributors may be used to endorse or promote products derived
     24  *    from this software without specific prior written permission.
     25  *
     26  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     27  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     28  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     29  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     30  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     31  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     32  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     33  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     34  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     35  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     36  * POSSIBILITY OF SUCH DAMAGE.
     37  */
     38 
     39 
     40 /*
     41  * LANCE register offsets.
     42  */
     43 #define	LER_RDP		0	/* Data port			*/
     44 #define	LER_RAP		2	/* Register select port		*/
     45 #define	BVME410_IVEC	4	/* Interrupt ID Register	*/
     46 #define	BVME410_BAR	6	/* BVME410 RAM Base Address Reg */
     47 #define	LER_IVEC	7	/* Interrupt vector		*/
     48 #define	LER_EEPROM	13	/* PAM's Eeprom enable port	*/
     49 #define	LER_MEME	15	/* PAM's Mem enable port	*/
     50 
     51 /*
     52  * Ethernet software status per interface.
     53  *
     54  * Each interface is referenced by a network interface structure,
     55  * arpcom.ac_if, which the routing code uses to locate the interface.
     56  * This structure contains the output queue for the interface, its address, ...
     57  */
     58 struct le_softc {
     59 	struct	am7990_softc	sc_am7990;	/* glue to MI code */
     60 
     61 	bus_space_tag_t		sc_iot;		/* glue to bus code	*/
     62 	bus_space_tag_t		sc_memt;
     63 	bus_space_handle_t	sc_ioh;
     64 	bus_space_handle_t	sc_memh;
     65 
     66 	struct	intrhand	*sc_intr;
     67 	int			sc_type;	/* Type of board found	*/
     68 	int			sc_splval;	/* XXX: hw. splval	*/
     69 };
     70 
     71 /*
     72  * Board Type:
     73  */
     74 #define	LE_PAM		0x00
     75 #define	LE_OLD_RIEBL	0x01
     76 #define	LE_NEW_RIEBL	0x02
     77 #define	LE_BVME410	0x04
     78 #define	LE_ROTHRON	0x08
     79 
     80 /*
     81  * Determine type of RIEBL card by magic
     82  */
     83 #define RIEBL_MAGIC		0x09051990UL
     84 #define RIEBL_MAGIC_ADDR	0xee8a
     85 
     86 /*
     87  * Where the RIEBL MAC address is stored
     88  */
     89 #define	RIEBL_MAC_ADDR		0xee8e
     90 
     91 /*
     92  * ... and the RIEBL interrupt vector
     93  */
     94 #define	RIEBL_IVEC_ADDR		0xfffe
     95 
     96 /*
     97  * ... and reserved area
     98  */
     99 #define	RIEBL_RES_START		0xee70
    100 #define	RIEBL_RES_END		0xeec0
    101 
    102 /*
    103  * Bits in the BVME410 RAM Base Address Register, when node address
    104  * serial EEPROM is enabled.
    105  */
    106 #define	BVME410_CS_SHIFT	1
    107 #define	BVME410_CLK_SHIFT	2
    108 #define	BVME410_DIN_SHIFT	3
    109 
    110