Home | History | Annotate | Line # | Download | only in vme
if_levar.h revision 1.7
      1 /*	$NetBSD: if_levar.h,v 1.7 2010/03/16 17:58:57 tsutsui Exp $	*/
      2 
      3 /*-
      4  * Copyright (c) 1996 The NetBSD Foundation, Inc.
      5  * All rights reserved.
      6  *
      7  * This code is derived from software contributed to The NetBSD Foundation
      8  * by Leo Weppelman.
      9  *
     10  * Redistribution and use in source and binary forms, with or without
     11  * modification, are permitted provided that the following conditions
     12  * are met:
     13  * 1. Redistributions of source code must retain the above copyright
     14  *    notice, this list of conditions and the following disclaimer.
     15  * 2. Redistributions in binary form must reproduce the above copyright
     16  *    notice, this list of conditions and the following disclaimer in the
     17  *    documentation and/or other materials provided with the distribution.
     18  *
     19  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     20  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     21  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     22  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     23  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     24  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     25  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     26  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     27  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     28  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     29  * POSSIBILITY OF SUCH DAMAGE.
     30  */
     31 
     32 
     33 /*
     34  * LANCE register offsets.
     35  */
     36 #define	LER_RDP		0	/* Data port			*/
     37 #define	LER_RAP		2	/* Register select port		*/
     38 #define	BVME410_IVEC	4	/* Interrupt ID Register	*/
     39 #define	BVME410_BAR	6	/* BVME410 RAM Base Address Reg */
     40 #define	LER_IVEC	7	/* Interrupt vector		*/
     41 #define	LER_EEPROM	13	/* PAM's Eeprom enable port	*/
     42 #define	LER_MEME	15	/* PAM's Mem enable port	*/
     43 
     44 /*
     45  * Ethernet software status per interface.
     46  *
     47  * Each interface is referenced by a network interface structure,
     48  * arpcom.ac_if, which the routing code uses to locate the interface.
     49  * This structure contains the output queue for the interface, its address, ...
     50  */
     51 struct le_softc {
     52 	struct	am7990_softc	sc_am7990;	/* glue to MI code */
     53 
     54 	bus_space_tag_t		sc_iot;		/* glue to bus code	*/
     55 	bus_space_tag_t		sc_memt;
     56 	bus_space_handle_t	sc_ioh;
     57 	bus_space_handle_t	sc_memh;
     58 
     59 	struct	intrhand	*sc_intr;
     60 	int			sc_type;	/* Type of board found	*/
     61 	int			sc_splval;	/* XXX: hw. splval	*/
     62 };
     63 
     64 /*
     65  * Board Type:
     66  */
     67 #define	LE_OLD_RIEBL	0x01
     68 #define	LE_NEW_RIEBL	0x02
     69 #define	LE_BVME410	0x04
     70 #define	LE_ROTHRON	0x08
     71 #define	LE_PAM		0x10
     72 
     73 /*
     74  * Determine type of RIEBL card by magic
     75  */
     76 #define RIEBL_MAGIC		0x09051990UL
     77 #define RIEBL_MAGIC_ADDR	0xee8a
     78 
     79 /*
     80  * Where the RIEBL MAC address is stored
     81  */
     82 #define	RIEBL_MAC_ADDR		0xee8e
     83 
     84 /*
     85  * ... and the RIEBL interrupt vector
     86  */
     87 #define	RIEBL_IVEC_ADDR		0xfffe
     88 
     89 /*
     90  * ... and reserved area
     91  */
     92 #define	RIEBL_RES_START		0xee70
     93 #define	RIEBL_RES_END		0xeec0
     94 
     95 /*
     96  * Bits in the BVME410 RAM Base Address Register, when node address
     97  * serial EEPROM is enabled.
     98  */
     99 #define	BVME410_CS_SHIFT	1
    100 #define	BVME410_CLK_SHIFT	2
    101 #define	BVME410_DIN_SHIFT	3
    102 
    103