Home | History | Annotate | Line # | Download | only in ifpga
ifpga_io.c revision 1.9
      1 /*	$NetBSD: ifpga_io.c,v 1.9 2009/03/14 21:04:08 dsl Exp $ */
      2 
      3 /*
      4  * Copyright (c) 1997 Causality Limited
      5  * Copyright (c) 1997 Mark Brinicombe.
      6  * All rights reserved.
      7  *
      8  * Redistribution and use in source and binary forms, with or without
      9  * modification, are permitted provided that the following conditions
     10  * are met:
     11  * 1. Redistributions of source code must retain the above copyright
     12  *    notice, this list of conditions and the following disclaimer.
     13  * 2. Redistributions in binary form must reproduce the above copyright
     14  *    notice, this list of conditions and the following disclaimer in the
     15  *    documentation and/or other materials provided with the distribution.
     16  * 3. All advertising materials mentioning features or use of this software
     17  *    must display the following acknowledgement:
     18  *	This product includes software developed by Mark Brinicombe
     19  *	for the NetBSD Project.
     20  * 4. The name of the company nor the name of the author may be used to
     21  *    endorse or promote products derived from this software without specific
     22  *    prior written permission.
     23  *
     24  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
     25  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
     26  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     27  * IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
     28  * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
     29  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
     30  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     31  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     32  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     33  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     34  * SUCH DAMAGE.
     35  *
     36  * From arm/footbridge/footbridge_io.c
     37  */
     38 
     39 /*
     40  * bus_space I/O functions for IFPGA
     41  */
     42 
     43 #include <sys/cdefs.h>
     44 __KERNEL_RCSID(0, "$NetBSD: ifpga_io.c,v 1.9 2009/03/14 21:04:08 dsl Exp $");
     45 
     46 #include <sys/param.h>
     47 #include <sys/systm.h>
     48 #include <machine/bus.h>
     49 #include <uvm/uvm_extern.h>
     50 
     51 #include <evbarm/ifpga/ifpgavar.h>
     52 
     53 /* Proto types for all the bus_space structure functions */
     54 
     55 bs_protos(ifpga);
     56 bs_protos(generic);
     57 bs_protos(generic_armv4);
     58 bs_protos(bs_notimpl);
     59 bs_map_proto(ifpga_mem);
     60 bs_unmap_proto(ifpga_mem);
     61 
     62 /* Declare the ifpga bus space tag */
     63 
     64 struct bus_space ifpga_bs_tag = {
     65 	/* cookie */
     66 	(void *) 0,			/* Physical base address */
     67 
     68 	/* mapping/unmapping */
     69 	ifpga_bs_map,
     70 	ifpga_bs_unmap,
     71 	ifpga_bs_subregion,
     72 
     73 	/* allocation/deallocation */
     74 	ifpga_bs_alloc,
     75 	ifpga_bs_free,
     76 
     77 	/* get kernel virtual address */
     78 	ifpga_bs_vaddr,
     79 
     80 	/* mmap */
     81 	bs_notimpl_bs_mmap,
     82 
     83 	/* barrier */
     84 	ifpga_bs_barrier,
     85 
     86 	/* read (single) */
     87 	generic_bs_r_1,
     88 	generic_armv4_bs_r_2,
     89 	generic_bs_r_4,
     90 	bs_notimpl_bs_r_8,
     91 
     92 	/* read multiple */
     93 	generic_bs_rm_1,
     94 	generic_armv4_bs_rm_2,
     95 	generic_bs_rm_4,
     96 	bs_notimpl_bs_rm_8,
     97 
     98 	/* read region */
     99 	bs_notimpl_bs_rr_1,
    100 	generic_armv4_bs_rr_2,
    101 	generic_bs_rr_4,
    102 	bs_notimpl_bs_rr_8,
    103 
    104 	/* write (single) */
    105 	generic_bs_w_1,
    106 	generic_armv4_bs_w_2,
    107 	generic_bs_w_4,
    108 	bs_notimpl_bs_w_8,
    109 
    110 	/* write multiple */
    111 	generic_bs_wm_1,
    112 	generic_armv4_bs_wm_2,
    113 	generic_bs_wm_4,
    114 	bs_notimpl_bs_wm_8,
    115 
    116 	/* write region */
    117 	bs_notimpl_bs_wr_1,
    118 	generic_armv4_bs_wr_2,
    119 	generic_bs_wr_4,
    120 	bs_notimpl_bs_wr_8,
    121 
    122 	/* set multiple */
    123 	bs_notimpl_bs_sm_1,
    124 	bs_notimpl_bs_sm_2,
    125 	bs_notimpl_bs_sm_4,
    126 	bs_notimpl_bs_sm_8,
    127 
    128 	/* set region */
    129 	bs_notimpl_bs_sr_1,
    130 	generic_armv4_bs_sr_2,
    131 	bs_notimpl_bs_sr_4,
    132 	bs_notimpl_bs_sr_8,
    133 
    134 	/* copy */
    135 	bs_notimpl_bs_c_1,
    136 	generic_armv4_bs_c_2,
    137 	bs_notimpl_bs_c_4,
    138 	bs_notimpl_bs_c_8,
    139 };
    140 
    141 void ifpga_create_io_bs_tag(t, cookie)
    142 	struct bus_space *t;
    143 	void *cookie;
    144 {
    145 	*t = ifpga_bs_tag;
    146 	t->bs_cookie = cookie;
    147 }
    148 
    149 void ifpga_create_mem_bs_tag(t, cookie)
    150 	struct bus_space *t;
    151 	void *cookie;
    152 {
    153 	*t = ifpga_bs_tag;
    154 	t->bs_map = ifpga_mem_bs_map;
    155 	t->bs_unmap = ifpga_mem_bs_unmap;
    156 	t->bs_cookie = cookie;
    157 }
    158 
    159 /* bus space functions */
    160 
    161 int
    162 ifpga_bs_map(void *t, bus_addr_t bpa, bus_size_t size, int cacheable, bus_space_handle_t *bshp)
    163 {
    164         /* The cookie is the base address for the I/O area */
    165         *bshp = bpa + (bus_addr_t)t;
    166 	return 0;
    167 }
    168 
    169 int
    170 ifpga_mem_bs_map(void *t, bus_addr_t bpa, bus_size_t size, int cacheable, bus_space_handle_t *bshp)
    171 {
    172 	bus_addr_t startpa, endpa;
    173 	vaddr_t va;
    174 
    175 	/* Round the allocation to page boundries */
    176 	startpa = trunc_page(bpa);
    177 	endpa = round_page(bpa + size);
    178 
    179 	/* Get some VM.  */
    180 	va = uvm_km_alloc(kernel_map, endpa - startpa, 0,
    181 	    UVM_KMF_VAONLY | UVM_KMF_NOWAIT);
    182 	if (va == 0)
    183 		return ENOMEM;
    184 
    185 	/* Store the bus space handle */
    186 	*bshp = va + (bpa & PGOFSET);
    187 
    188 	/* Now map the pages */
    189 	/* The cookie is the physical base address for the I/O area */
    190 	while (startpa < endpa) {
    191 		/* XXX pmap_kenter_pa maps pages cacheable -- not what
    192 		   we want.  */
    193 		pmap_enter(pmap_kernel(), va, (bus_addr_t)t + startpa,
    194 			   VM_PROT_READ | VM_PROT_WRITE, 0);
    195 		va += PAGE_SIZE;
    196 		startpa += PAGE_SIZE;
    197 	}
    198 	pmap_update(pmap_kernel());
    199 
    200 	return 0;
    201 }
    202 
    203 int
    204 ifpga_bs_alloc(t, rstart, rend, size, alignment, boundary, cacheable,
    205     bpap, bshp)
    206 	void *t;
    207 	bus_addr_t rstart, rend;
    208 	bus_size_t size, alignment, boundary;
    209 	int cacheable;
    210 	bus_addr_t *bpap;
    211 	bus_space_handle_t *bshp;
    212 {
    213 	panic("ifpga_alloc(): Help!");
    214 }
    215 
    216 
    217 void
    218 ifpga_bs_unmap(void *t, bus_space_handle_t bsh, bus_size_t size)
    219 {
    220 	/* Nothing to do for an io map.  */
    221 }
    222 
    223 void
    224 ifpga_mem_bs_unmap(void *t, bus_space_handle_t bsh, bus_size_t size)
    225 {
    226 	vaddr_t startva, endva;
    227 
    228 	startva = trunc_page(bsh);
    229 	endva = round_page(bsh + size);
    230 
    231 	pmap_remove(pmap_kernel(), startva, endva);
    232 	pmap_update(pmap_kernel());
    233 	uvm_km_free(kernel_map, startva, endva - startva, UVM_KMF_VAONLY);
    234 }
    235 
    236 void
    237 ifpga_bs_free(void *t, bus_space_handle_t bsh, bus_size_t size)
    238 {
    239 
    240 	panic("ifpga_free(): Help!");
    241 	/* ifpga_bs_unmap() does all that we need to do. */
    242 /*	ifpga_bs_unmap(t, bsh, size);*/
    243 }
    244 
    245 int
    246 ifpga_bs_subregion(void *t, bus_space_handle_t bsh, bus_size_t offset, bus_size_t size, bus_space_handle_t *nbshp)
    247 {
    248 
    249 	*nbshp = bsh + (offset << ((int)t));
    250 	return (0);
    251 }
    252 
    253 void *
    254 ifpga_bs_vaddr(void *t, bus_space_handle_t bsh)
    255 {
    256 
    257 	return ((void *)bsh);
    258 }
    259 
    260 void
    261 ifpga_bs_barrier(void *t, bus_space_handle_t bsh, bus_size_t offset, bus_size_t len, int flags)
    262 {
    263 }
    264