Home | History | Annotate | Line # | Download | only in ifpga
ifpgavar.h revision 1.3 
      1 /*	$NetBSD: ifpgavar.h,v 1.3 2003/09/06 11:31:22 rearnsha Exp $ */
      2 
      3 /*
      4  * Copyright (c) 2001 ARM Ltd
      5  * All rights reserved.
      6  *
      7  * Redistribution and use in source and binary forms, with or without
      8  * modification, are permitted provided that the following conditions
      9  * are met:
     10  * 1. Redistributions of source code must retain the above copyright
     11  *    notice, this list of conditions and the following disclaimer.
     12  * 2. Redistributions in binary form must reproduce the above copyright
     13  *    notice, this list of conditions and the following disclaimer in the
     14  *    documentation and/or other materials provided with the distribution.
     15  * 3. The name of the company may not be used to endorse or promote
     16  *    products derived from this software without specific prior written
     17  *    permission.
     18  *
     19  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
     20  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
     21  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     22  * IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
     23  * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
     24  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
     25  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     26  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     27  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     28  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     29  * SUCH DAMAGE.
     30  */
     31 
     32 #ifndef _IFPGAVAR_H_
     33 #define _IFPGAVAR_H_
     34 
     35 #include <machine/bus.h>
     36 
     37 /* We statically map the UARTS at boot so that we can access the console
     38    before we've probed for the IFPGA. */
     39 #define UART0_BOOT_BASE		0xfde00000
     40 #define UART1_BOOT_BASE		0xfdf00000
     41 
     42 #define IFPGA_UART0		0x06000000	/* Uart 0 */
     43 #define IFPGA_UART1		0x07000000	/* Uart 1 */
     44 
     45 typedef paddr_t ifpga_addr_t;
     46 
     47 struct ifpga_softc {
     48 	struct device		sc_dev;		/* Device node */
     49 	bus_space_tag_t		sc_iot;		/* Bus tag */
     50 	bus_space_handle_t	sc_sc_ioh;	/* System Controller handle */
     51 	bus_space_handle_t	sc_cm_ioh;	/* Core Module handle */
     52 	bus_space_handle_t	sc_tmr_ioh;	/* Timers handle */
     53 	bus_space_handle_t	sc_irq_ioh;	/* IRQ controller handle */
     54 
     55 	/* Clock variables.  */
     56 	int			sc_statclock_count;
     57 	int			sc_clock_count;
     58 	int			sc_clock_ticks_per_256us;
     59 	void *			sc_clockintr;
     60 	void *			sc_statclockintr;
     61 };
     62 
     63 #define cf_iobase			cf_loc[IFPGACF_OFFSET]
     64 #define cf_irq				cf_loc[IFPGACF_IRQ]
     65 
     66 #define IRQUNK		IFPGACF_IRQ_DEFAULT
     67 
     68 struct ifpga_attach_args {
     69 	char *ifa_name;			/* Device name */
     70 	bus_space_tag_t    ifa_iot;	/* Bus space tag for io */
     71 	bus_space_handle_t ifa_sc_ioh;	/* System controller handle */
     72 
     73 	ifpga_addr_t	   ifa_addr;	/* Address of device.  */
     74 	int		   ifa_irq;	/* IRQ to use.  */
     75 	/*
     76 	 * Other data extracted from the system should go here.  Eg UART clock
     77 	 * rates.
     78 	 */
     79 };
     80 
     81 /* There are roughly 32 interrupt sources.  */
     82 #define NIRQ		32
     83 struct intrhand {
     84 	TAILQ_ENTRY(intrhand) ih_list;	/* link on intrq list */
     85 	int (*ih_func)(void *);		/* handler */
     86 	void *ih_arg;			/* arg for handler */
     87 	int ih_ipl;			/* IPL_* */
     88 	int ih_irq;			/* IRQ number */
     89 };
     90 
     91 #define IRQNAMESIZE	sizeof("tmr 0 hard")
     92 
     93 struct intrq {
     94 	TAILQ_HEAD(, intrhand) iq_list;	/* handler list */
     95 	struct evcnt iq_ev;		/* event counter */
     96 	int iq_mask;			/* IRQs to mask while handling */
     97 	int iq_levels;			/* IPL_*'s this IRQ has */
     98 	int iq_ist;			/* share type */
     99 };
    100 
    101 
    102 void ifpga_intr_init(void);
    103 void ifpga_intr_postinit(void);
    104 void *ifpga_intr_establish(int, int, int (*)(void *), void *);
    105 void ifpga_intr_disestablish(void *);
    106 
    107 void ifpga_create_io_bs_tag(struct bus_space *, void *);
    108 void ifpga_create_mem_bs_tag(struct bus_space *, void *);
    109 
    110 void ifpga_reset(void);
    111 
    112 #endif /* _IFPGAVAR_H */
    113