Home | History | Annotate | Line # | Download | only in integrator
integrator_machdep.c revision 1.33
      1 /*	$NetBSD: integrator_machdep.c,v 1.33 2003/05/03 00:39:22 thorpej Exp $	*/
      2 
      3 /*
      4  * Copyright (c) 2001,2002 ARM Ltd
      5  * All rights reserved.
      6  *
      7  * Redistribution and use in source and binary forms, with or without
      8  * modification, are permitted provided that the following conditions
      9  * are met:
     10  * 1. Redistributions of source code must retain the above copyright
     11  *    notice, this list of conditions and the following disclaimer.
     12  * 2. Redistributions in binary form must reproduce the above copyright
     13  *    notice, this list of conditions and the following disclaimer in the
     14  *    documentation and/or other materials provided with the distribution.
     15  * 3. The name of the company may not be used to endorse or promote
     16  *    products derived from this software without specific prior written
     17  *    permission.
     18  *
     19  * THIS SOFTWARE IS PROVIDED BY ARM LTD ``AS IS'' AND
     20  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     21  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     22  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL ARM LTD
     23  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     24  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     25  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     26  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     27  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     28  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     29  * POSSIBILITY OF SUCH DAMAGE.
     30  */
     31 
     32 /*
     33  * Copyright (c) 1997,1998 Mark Brinicombe.
     34  * Copyright (c) 1997,1998 Causality Limited.
     35  * All rights reserved.
     36  *
     37  * Redistribution and use in source and binary forms, with or without
     38  * modification, are permitted provided that the following conditions
     39  * are met:
     40  * 1. Redistributions of source code must retain the above copyright
     41  *    notice, this list of conditions and the following disclaimer.
     42  * 2. Redistributions in binary form must reproduce the above copyright
     43  *    notice, this list of conditions and the following disclaimer in the
     44  *    documentation and/or other materials provided with the distribution.
     45  * 3. All advertising materials mentioning features or use of this software
     46  *    must display the following acknowledgement:
     47  *	This product includes software developed by Mark Brinicombe
     48  *	for the NetBSD Project.
     49  * 4. The name of the company nor the name of the author may be used to
     50  *    endorse or promote products derived from this software without specific
     51  *    prior written permission.
     52  *
     53  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
     54  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
     55  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     56  * IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
     57  * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
     58  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
     59  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     60  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     61  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     62  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     63  * SUCH DAMAGE.
     64  *
     65  * Machine dependant functions for kernel setup for integrator board
     66  *
     67  * Created      : 24/11/97
     68  */
     69 
     70 #include "opt_ddb.h"
     71 #include "opt_pmap_debug.h"
     72 
     73 #include <sys/param.h>
     74 #include <sys/device.h>
     75 #include <sys/systm.h>
     76 #include <sys/kernel.h>
     77 #include <sys/exec.h>
     78 #include <sys/proc.h>
     79 #include <sys/msgbuf.h>
     80 #include <sys/reboot.h>
     81 #include <sys/termios.h>
     82 #include <sys/ksyms.h>
     83 
     84 #include <uvm/uvm_extern.h>
     85 
     86 #include <dev/cons.h>
     87 
     88 #include <machine/db_machdep.h>
     89 #include <ddb/db_sym.h>
     90 #include <ddb/db_extern.h>
     91 
     92 #include <machine/bootconfig.h>
     93 #include <machine/bus.h>
     94 #include <machine/cpu.h>
     95 #include <machine/frame.h>
     96 #include <machine/intr.h>
     97 #include <evbarm/ifpga/irqhandler.h>	/* XXX XXX XXX */
     98 #include <arm/undefined.h>
     99 
    100 #include <arm/arm32/machdep.h>
    101 
    102 #include <evbarm/integrator/integrator_boot.h>
    103 
    104 #include "opt_ipkdb.h"
    105 #include "pci.h"
    106 #include "ksyms.h"
    107 
    108 void ifpga_reset(void) __attribute__((noreturn));
    109 /*
    110  * Address to call from cpu_reset() to reset the machine.
    111  * This is machine architecture dependant as it varies depending
    112  * on where the ROM appears when you turn the MMU off.
    113  */
    114 
    115 u_int cpu_reset_address = (u_int) ifpga_reset;
    116 
    117 /* Define various stack sizes in pages */
    118 #define IRQ_STACK_SIZE	1
    119 #define ABT_STACK_SIZE	1
    120 #ifdef IPKDB
    121 #define UND_STACK_SIZE	2
    122 #else
    123 #define UND_STACK_SIZE	1
    124 #endif
    125 
    126 BootConfig bootconfig;		/* Boot config storage */
    127 char *boot_args = NULL;
    128 char *boot_file = NULL;
    129 
    130 vm_offset_t physical_start;
    131 vm_offset_t physical_freestart;
    132 vm_offset_t physical_freeend;
    133 vm_offset_t physical_end;
    134 u_int free_pages;
    135 vm_offset_t pagetables_start;
    136 int physmem = 0;
    137 
    138 /*int debug_flags;*/
    139 #ifndef PMAP_STATIC_L1S
    140 int max_processes = 64;			/* Default number */
    141 #endif	/* !PMAP_STATIC_L1S */
    142 
    143 /* Physical and virtual addresses for some global pages */
    144 pv_addr_t systempage;
    145 pv_addr_t irqstack;
    146 pv_addr_t undstack;
    147 pv_addr_t abtstack;
    148 pv_addr_t kernelstack;
    149 
    150 vm_offset_t msgbufphys;
    151 
    152 extern u_int data_abort_handler_address;
    153 extern u_int prefetch_abort_handler_address;
    154 extern u_int undefined_handler_address;
    155 
    156 #ifdef PMAP_DEBUG
    157 extern int pmap_debug_level;
    158 #endif
    159 
    160 #define KERNEL_PT_SYS		0	/* L2 table for mapping zero page */
    161 
    162 #define KERNEL_PT_KERNEL	1	/* L2 table for mapping kernel */
    163 #define	KERNEL_PT_KERNEL_NUM	2
    164 					/* L2 tables for mapping kernel VM */
    165 #define KERNEL_PT_VMDATA	(KERNEL_PT_KERNEL + KERNEL_PT_KERNEL_NUM)
    166 #define	KERNEL_PT_VMDATA_NUM	4	/* start with 16MB of KVM */
    167 #define NUM_KERNEL_PTS		(KERNEL_PT_VMDATA + KERNEL_PT_VMDATA_NUM)
    168 
    169 pv_addr_t kernel_pt_table[NUM_KERNEL_PTS];
    170 
    171 struct user *proc0paddr;
    172 
    173 /* Prototypes */
    174 
    175 static void	integrator_sdram_bounds	(paddr_t *, psize_t *);
    176 
    177 void	consinit(void);
    178 
    179 /* A load of console goo. */
    180 #include "vga.h"
    181 #if NVGA > 0
    182 #include <dev/ic/mc6845reg.h>
    183 #include <dev/ic/pcdisplayvar.h>
    184 #include <dev/ic/vgareg.h>
    185 #include <dev/ic/vgavar.h>
    186 #endif
    187 
    188 #include "pckbc.h"
    189 #if NPCKBC > 0
    190 #include <dev/ic/i8042reg.h>
    191 #include <dev/ic/pckbcvar.h>
    192 #endif
    193 
    194 #include "com.h"
    195 #if NCOM > 0
    196 #include <dev/ic/comreg.h>
    197 #include <dev/ic/comvar.h>
    198 #ifndef CONCOMADDR
    199 #define CONCOMADDR 0x3f8
    200 #endif
    201 #endif
    202 
    203 /*
    204  * Define the default console speed for the board.  This is generally
    205  * what the firmware provided with the board defaults to.
    206  */
    207 #ifndef CONSPEED
    208 #define CONSPEED B115200
    209 #endif
    210 #ifndef CONMODE
    211 #define CONMODE ((TTYDEF_CFLAG & ~(CSIZE | CSTOPB | PARENB)) | CS8) /* 8N1 */
    212 #endif
    213 
    214 int comcnspeed = CONSPEED;
    215 int comcnmode = CONMODE;
    216 
    217 #include "plcom.h"
    218 #if (NPLCOM > 0)
    219 #include <evbarm/dev/plcomreg.h>
    220 #include <evbarm/dev/plcomvar.h>
    221 
    222 #include <evbarm/ifpga/ifpgamem.h>
    223 #include <evbarm/ifpga/ifpgareg.h>
    224 #include <evbarm/ifpga/ifpgavar.h>
    225 #endif
    226 
    227 #ifndef CONSDEVNAME
    228 #define CONSDEVNAME "plcom"
    229 #endif
    230 
    231 #ifndef PLCONSPEED
    232 #define PLCONSPEED B38400
    233 #endif
    234 #ifndef PLCONMODE
    235 #define PLCONMODE ((TTYDEF_CFLAG & ~(CSIZE | CSTOPB | PARENB)) | CS8) /* 8N1 */
    236 #endif
    237 #ifndef PLCOMCNUNIT
    238 #define PLCOMCNUNIT -1
    239 #endif
    240 
    241 int plcomcnspeed = PLCONSPEED;
    242 int plcomcnmode = PLCONMODE;
    243 
    244 #if 0
    245 extern struct consdev kcomcons;
    246 static void kcomcnputc(dev_t, int);
    247 #endif
    248 
    249 /*
    250  * void cpu_reboot(int howto, char *bootstr)
    251  *
    252  * Reboots the system
    253  *
    254  * Deal with any syncing, unmounting, dumping and shutdown hooks,
    255  * then reset the CPU.
    256  */
    257 void
    258 cpu_reboot(int howto, char *bootstr)
    259 {
    260 #ifdef DIAGNOSTIC
    261 	/* info */
    262 	printf("boot: howto=%08x curlwp=%p\n", howto, curlwp);
    263 #endif
    264 
    265 	/*
    266 	 * If we are still cold then hit the air brakes
    267 	 * and crash to earth fast
    268 	 */
    269 	if (cold) {
    270 		doshutdownhooks();
    271 		printf("The operating system has halted.\n");
    272 		printf("Please press any key to reboot.\n\n");
    273 		cngetc();
    274 		printf("rebooting...\n");
    275 		ifpga_reset();
    276 		/*NOTREACHED*/
    277 	}
    278 
    279 	/* Disable console buffering */
    280 
    281 	/*
    282 	 * If RB_NOSYNC was not specified sync the discs.
    283 	 * Note: Unless cold is set to 1 here, syslogd will die during the
    284 	 * unmount.  It looks like syslogd is getting woken up only to find
    285 	 * that it cannot page part of the binary in as the filesystem has
    286 	 * been unmounted.
    287 	 */
    288 	if (!(howto & RB_NOSYNC))
    289 		bootsync();
    290 
    291 	/* Say NO to interrupts */
    292 	splhigh();
    293 
    294 	/* Do a dump if requested. */
    295 	if ((howto & (RB_DUMP | RB_HALT)) == RB_DUMP)
    296 		dumpsys();
    297 
    298 	/* Run any shutdown hooks */
    299 	doshutdownhooks();
    300 
    301 	/* Make sure IRQ's are disabled */
    302 	IRQdisable;
    303 
    304 	if (howto & RB_HALT) {
    305 		printf("The operating system has halted.\n");
    306 		printf("Please press any key to reboot.\n\n");
    307 		cngetc();
    308 	}
    309 
    310 	printf("rebooting...\n");
    311 	ifpga_reset();
    312 	/*NOTREACHED*/
    313 }
    314 
    315 /*
    316  * Mapping table for core kernel memory. This memory is mapped at init
    317  * time with section mappings.
    318  */
    319 struct l1_sec_map {
    320 	vaddr_t	va;
    321 	vaddr_t	pa;
    322 	vsize_t	size;
    323 	vm_prot_t prot;
    324 	int cache;
    325 } l1_sec_table[] = {
    326 #if NPLCOM > 0 && defined(PLCONSOLE)
    327 	{
    328 		UART0_BOOT_BASE,
    329 		IFPGA_IO_BASE + IFPGA_UART0,
    330 		1024 * 1024,
    331 		VM_PROT_READ|VM_PROT_WRITE,
    332 		PTE_NOCACHE
    333 	},
    334 
    335 	{
    336 		UART1_BOOT_BASE,
    337 		IFPGA_IO_BASE + IFPGA_UART1,
    338 		1024 * 1024,
    339 		VM_PROT_READ|VM_PROT_WRITE,
    340 		PTE_NOCACHE
    341 	},
    342 #endif
    343 #if NPCI > 0
    344 	{
    345 		IFPGA_PCI_IO_VBASE,
    346 		IFPGA_PCI_IO_BASE,
    347 		IFPGA_PCI_IO_VSIZE,
    348 		VM_PROT_READ|VM_PROT_WRITE,
    349 		PTE_NOCACHE
    350 	},
    351 
    352 	{
    353 		IFPGA_PCI_CONF_VBASE,
    354 		IFPGA_PCI_CONF_BASE,
    355 		IFPGA_PCI_CONF_VSIZE,
    356 		VM_PROT_READ|VM_PROT_WRITE,
    357 		PTE_NOCACHE },
    358 #endif
    359 
    360 	{
    361 		0,
    362 		0,
    363 		0,
    364 		0,
    365 		0
    366 	}
    367 };
    368 
    369 /*
    370  * u_int initarm(...)
    371  *
    372  * Initial entry point on startup. This gets called before main() is
    373  * entered.
    374  * It should be responsible for setting up everything that must be
    375  * in place when main is called.
    376  * This includes
    377  *   Taking a copy of the boot configuration structure.
    378  *   Initialising the physical console so characters can be printed.
    379  *   Setting up page tables for the kernel
    380  *   Relocating the kernel to the bottom of physical memory
    381  */
    382 
    383 u_int
    384 initarm(void *arg)
    385 {
    386 	int loop;
    387 	int loop1;
    388 	u_int l1pagetable;
    389 	extern int etext asm ("_etext");
    390 	extern int end asm ("_end");
    391 	pv_addr_t kernel_l1pt;
    392 #ifndef ARM32_PMAP_NEW
    393 	pv_addr_t kernel_ptpt;
    394 #endif
    395 	paddr_t memstart;
    396 	psize_t memsize;
    397 #if NPLCOM > 0 && defined(PLCONSOLE)
    398 	static struct bus_space plcom_bus_space;
    399 #endif
    400 
    401 	/*
    402 	 * Heads up ... Setup the CPU / MMU / TLB functions
    403 	 */
    404 	if (set_cpufuncs())
    405 		panic("cpu not recognized!");
    406 
    407 #if NPLCOM > 0 && defined(PLCONSOLE)
    408 	/*
    409 	 * Initialise the diagnostic serial console
    410 	 * This allows a means of generating output during initarm().
    411 	 * Once all the memory map changes are complete we can call consinit()
    412 	 * and not have to worry about things moving.
    413 	 */
    414 
    415 	if (PLCOMCNUNIT == 0) {
    416 		ifpga_create_io_bs_tag(&plcom_bus_space, (void*)0xfd600000);
    417 		plcomcnattach(&plcom_bus_space, 0, plcomcnspeed,
    418 		    IFPGA_UART_CLK, plcomcnmode, PLCOMCNUNIT);
    419 	} else if (PLCOMCNUNIT == 1) {
    420 		ifpga_create_io_bs_tag(&plcom_bus_space, (void*)0xfd700000);
    421 		plcomcnattach(&plcom_bus_space, 0, plcomcnspeed,
    422 		    IFPGA_UART_CLK, plcomcnmode, PLCOMCNUNIT);
    423 	}
    424 #endif
    425 
    426 	/* Talk to the user */
    427 	printf("\nNetBSD/evbarm (Integrator) booting ...\n");
    428 
    429 	/*
    430 	 * Ok we have the following memory map
    431 	 *
    432 	 * XXX NO WE DON'T
    433 	 *
    434 	 * virtual address == physical address apart from the areas:
    435 	 * 0x00000000 -> 0x000fffff which is mapped to
    436 	 * top 1MB of physical memory
    437 	 * 0x00100000 -> 0x0fffffff which is mapped to
    438 	 * physical addresses 0x00100000 -> 0x0fffffff
    439 	 * 0x10000000 -> 0x1fffffff which is mapped to
    440 	 * physical addresses 0x00000000 -> 0x0fffffff
    441 	 * 0x20000000 -> 0xefffffff which is mapped to
    442 	 * physical addresses 0x20000000 -> 0xefffffff
    443 	 * 0xf0000000 -> 0xf03fffff which is mapped to
    444 	 * physical addresses 0x00000000 -> 0x003fffff
    445 	 *
    446 	 * This means that the kernel is mapped suitably for continuing
    447 	 * execution, all I/O is mapped 1:1 virtual to physical and
    448 	 * physical memory is accessible.
    449 	 *
    450 	 * The initarm() has the responsibility for creating the kernel
    451 	 * page tables.
    452 	 * It must also set up various memory pointers that are used
    453 	 * by pmap etc.
    454 	 */
    455 
    456 	/*
    457 	 * Fetch the SDRAM start/size from the CM configuration registers.
    458 	 */
    459 	integrator_sdram_bounds(&memstart, &memsize);
    460 
    461 	printf("initarm: Configuring system ...\n");
    462 
    463 	/* Fake bootconfig structure for the benefit of pmap.c */
    464 	/* XXX must make the memory description h/w independent */
    465 	bootconfig.dramblocks = 1;
    466 	bootconfig.dram[0].address = memstart;
    467 	bootconfig.dram[0].pages = memsize / PAGE_SIZE;
    468 
    469 	/*
    470 	 * Set up the variables that define the availablilty of
    471 	 * physical memory.  For now, we're going to set
    472 	 * physical_freestart to 0x00200000 (where the kernel
    473 	 * was loaded), and allocate the memory we need downwards.
    474 	 * If we get too close to the L1 table that we set up, we
    475 	 * will panic.  We will update physical_freestart and
    476 	 * physical_freeend later to reflect what pmap_bootstrap()
    477 	 * wants to see.
    478 	 *
    479 	 * XXX pmap_bootstrap() needs an enema.
    480 	 */
    481 	physical_start = bootconfig.dram[0].address;
    482 	physical_end = physical_start + (bootconfig.dram[0].pages * PAGE_SIZE);
    483 
    484 	physical_freestart = 0x00009000UL;
    485 	physical_freeend = 0x00200000UL;
    486 
    487 	physmem = (physical_end - physical_start) / PAGE_SIZE;
    488 
    489 	/* Tell the user about the memory */
    490 	printf("physmemory: %d pages at 0x%08lx -> 0x%08lx\n", physmem,
    491 	    physical_start, physical_end - 1);
    492 
    493 	/*
    494 	 * Okay, the kernel starts 2MB in from the bottom of physical
    495 	 * memory.  We are going to allocate our bootstrap pages downwards
    496 	 * from there.
    497 	 *
    498 	 * We need to allocate some fixed page tables to get the kernel
    499 	 * going.  We allocate one page directory and a number of page
    500 	 * tables and store the physical addresses in the kernel_pt_table
    501 	 * array.
    502 	 *
    503 	 * The kernel page directory must be on a 16K boundary.  The page
    504 	 * tables must be on 4K bounaries.  What we do is allocate the
    505 	 * page directory on the first 16K boundary that we encounter, and
    506 	 * the page tables on 4K boundaries otherwise.  Since we allocate
    507 	 * at least 3 L2 page tables, we are guaranteed to encounter at
    508 	 * least one 16K aligned region.
    509 	 */
    510 
    511 #ifdef VERBOSE_INIT_ARM
    512 	printf("Allocating page tables\n");
    513 #endif
    514 
    515 	free_pages = (physical_freeend - physical_freestart) / PAGE_SIZE;
    516 
    517 #ifdef VERBOSE_INIT_ARM
    518 	printf("freestart = 0x%08lx, free_pages = %d (0x%08x)\n",
    519 	       physical_freestart, free_pages, free_pages);
    520 #endif
    521 
    522 	/* Define a macro to simplify memory allocation */
    523 #define	valloc_pages(var, np)				\
    524 	alloc_pages((var).pv_pa, (np));			\
    525 	(var).pv_va = KERNEL_BASE + (var).pv_pa - physical_start;
    526 
    527 #define alloc_pages(var, np)				\
    528 	physical_freeend -= ((np) * PAGE_SIZE);		\
    529 	if (physical_freeend < physical_freestart)	\
    530 		panic("initarm: out of memory");	\
    531 	(var) = physical_freeend;			\
    532 	free_pages -= (np);				\
    533 	memset((char *)(var), 0, ((np) * PAGE_SIZE));
    534 
    535 	loop1 = 0;
    536 	kernel_l1pt.pv_pa = 0;
    537 	for (loop = 0; loop <= NUM_KERNEL_PTS; ++loop) {
    538 		/* Are we 16KB aligned for an L1 ? */
    539 		if (((physical_freeend - L1_TABLE_SIZE) & (L1_TABLE_SIZE - 1)) == 0
    540 		    && kernel_l1pt.pv_pa == 0) {
    541 			valloc_pages(kernel_l1pt, L1_TABLE_SIZE / PAGE_SIZE);
    542 		} else {
    543 #ifdef ARM32_PMAP_NEW
    544 			valloc_pages(kernel_pt_table[loop1],
    545 			    L2_TABLE_SIZE / PAGE_SIZE);
    546 #else
    547 			alloc_pages(kernel_pt_table[loop1].pv_pa,
    548 			    L2_TABLE_SIZE / PAGE_SIZE);
    549 			kernel_pt_table[loop1].pv_va =
    550 			    kernel_pt_table[loop1].pv_pa;
    551 #endif
    552 			++loop1;
    553 		}
    554 	}
    555 
    556 	/* This should never be able to happen but better confirm that. */
    557 	if (!kernel_l1pt.pv_pa || (kernel_l1pt.pv_pa & (L1_TABLE_SIZE-1)) != 0)
    558 		panic("initarm: Failed to align the kernel page directory");
    559 
    560 	/*
    561 	 * Allocate a page for the system page mapped to V0x00000000
    562 	 * This page will just contain the system vectors and can be
    563 	 * shared by all processes.
    564 	 */
    565 	alloc_pages(systempage.pv_pa, 1);
    566 
    567 #ifndef ARM32_PMAP_NEW
    568 	/* Allocate a page for the page table to map kernel page tables. */
    569 	valloc_pages(kernel_ptpt, L2_TABLE_SIZE / PAGE_SIZE);
    570 #endif
    571 
    572 	/* Allocate stacks for all modes */
    573 	valloc_pages(irqstack, IRQ_STACK_SIZE);
    574 	valloc_pages(abtstack, ABT_STACK_SIZE);
    575 	valloc_pages(undstack, UND_STACK_SIZE);
    576 	valloc_pages(kernelstack, UPAGES);
    577 
    578 #ifdef VERBOSE_INIT_ARM
    579 	printf("IRQ stack: p0x%08lx v0x%08lx\n", irqstack.pv_pa,
    580 	    irqstack.pv_va);
    581 	printf("ABT stack: p0x%08lx v0x%08lx\n", abtstack.pv_pa,
    582 	    abtstack.pv_va);
    583 	printf("UND stack: p0x%08lx v0x%08lx\n", undstack.pv_pa,
    584 	    undstack.pv_va);
    585 	printf("SVC stack: p0x%08lx v0x%08lx\n", kernelstack.pv_pa,
    586 	    kernelstack.pv_va);
    587 #endif
    588 
    589 	alloc_pages(msgbufphys, round_page(MSGBUFSIZE) / PAGE_SIZE);
    590 
    591 	/*
    592 	 * Ok we have allocated physical pages for the primary kernel
    593 	 * page tables
    594 	 */
    595 
    596 #ifdef VERBOSE_INIT_ARM
    597 	printf("Creating L1 page table at 0x%08lx\n", kernel_l1pt.pv_pa);
    598 #endif
    599 
    600 	/*
    601 	 * Now we start construction of the L1 page table
    602 	 * We start by mapping the L2 page tables into the L1.
    603 	 * This means that we can replace L1 mappings later on if necessary
    604 	 */
    605 	l1pagetable = kernel_l1pt.pv_pa;
    606 
    607 	/* Map the L2 pages tables in the L1 page table */
    608 	pmap_link_l2pt(l1pagetable, 0x00000000,
    609 	    &kernel_pt_table[KERNEL_PT_SYS]);
    610 	for (loop = 0; loop < KERNEL_PT_KERNEL_NUM; loop++)
    611 		pmap_link_l2pt(l1pagetable, KERNEL_BASE + loop * 0x00400000,
    612 		    &kernel_pt_table[KERNEL_PT_KERNEL + loop]);
    613 	for (loop = 0; loop < KERNEL_PT_VMDATA_NUM; loop++)
    614 		pmap_link_l2pt(l1pagetable, KERNEL_VM_BASE + loop * 0x00400000,
    615 		    &kernel_pt_table[KERNEL_PT_VMDATA + loop]);
    616 #ifndef ARM32_PMAP_NEW
    617 	pmap_link_l2pt(l1pagetable, PTE_BASE, &kernel_ptpt);
    618 #endif
    619 
    620 	/* update the top of the kernel VM */
    621 	pmap_curmaxkvaddr =
    622 	    KERNEL_VM_BASE + (KERNEL_PT_VMDATA_NUM * 0x00400000);
    623 
    624 #ifdef VERBOSE_INIT_ARM
    625 	printf("Mapping kernel\n");
    626 #endif
    627 
    628 	/* Now we fill in the L2 pagetable for the kernel static code/data */
    629 	{
    630 		size_t textsize = (uintptr_t) &etext - KERNEL_TEXT_BASE;
    631 		size_t totalsize = (uintptr_t) &end - KERNEL_TEXT_BASE;
    632 		u_int logical;
    633 
    634 		textsize = (textsize + PGOFSET) & ~PGOFSET;
    635 		totalsize = (totalsize + PGOFSET) & ~PGOFSET;
    636 
    637 		logical = 0x00200000;	/* offset of kernel in RAM */
    638 
    639 		logical += pmap_map_chunk(l1pagetable, KERNEL_BASE + logical,
    640 		    physical_start + logical, textsize,
    641 		    VM_PROT_READ|VM_PROT_WRITE, PTE_CACHE);
    642 		logical += pmap_map_chunk(l1pagetable, KERNEL_BASE + logical,
    643 		    physical_start + logical, totalsize - textsize,
    644 		    VM_PROT_READ|VM_PROT_WRITE, PTE_CACHE);
    645 	}
    646 
    647 #ifdef VERBOSE_INIT_ARM
    648 	printf("Constructing L2 page tables\n");
    649 #endif
    650 
    651 	/* Map the stack pages */
    652 	pmap_map_chunk(l1pagetable, irqstack.pv_va, irqstack.pv_pa,
    653 	    IRQ_STACK_SIZE * PAGE_SIZE, VM_PROT_READ|VM_PROT_WRITE, PTE_CACHE);
    654 	pmap_map_chunk(l1pagetable, abtstack.pv_va, abtstack.pv_pa,
    655 	    ABT_STACK_SIZE * PAGE_SIZE, VM_PROT_READ|VM_PROT_WRITE, PTE_CACHE);
    656 	pmap_map_chunk(l1pagetable, undstack.pv_va, undstack.pv_pa,
    657 	    UND_STACK_SIZE * PAGE_SIZE, VM_PROT_READ|VM_PROT_WRITE, PTE_CACHE);
    658 	pmap_map_chunk(l1pagetable, kernelstack.pv_va, kernelstack.pv_pa,
    659 	    UPAGES * PAGE_SIZE, VM_PROT_READ|VM_PROT_WRITE, PTE_CACHE);
    660 
    661 #ifndef ARM32_PMAP_NEW
    662 	pmap_map_chunk(l1pagetable, kernel_l1pt.pv_va, kernel_l1pt.pv_pa,
    663 	    L1_TABLE_SIZE, VM_PROT_READ|VM_PROT_WRITE, PTE_CACHE);
    664 #else
    665 	pmap_map_chunk(l1pagetable, kernel_l1pt.pv_va, kernel_l1pt.pv_pa,
    666 	    L1_TABLE_SIZE, VM_PROT_READ|VM_PROT_WRITE, PTE_PAGETABLE);
    667 
    668 	for (loop = 0; loop < NUM_KERNEL_PTS; ++loop) {
    669 		pmap_map_chunk(l1pagetable, kernel_pt_table[loop].pv_va,
    670 		    kernel_pt_table[loop].pv_va, L2_TABLE_SIZE,
    671 		    VM_PROT_READ|VM_PROT_WRITE, PTE_PAGETABLE);
    672 	}
    673 #endif
    674 
    675 #ifndef ARM32_PMAP_NEW
    676 	/* Map the page table that maps the kernel pages */
    677 	pmap_map_entry(l1pagetable, kernel_ptpt.pv_va, kernel_ptpt.pv_pa,
    678 	    VM_PROT_READ|VM_PROT_WRITE, PTE_NOCACHE);
    679 
    680 	/*
    681 	 * Map entries in the page table used to map PTE's
    682 	 * Basically every kernel page table gets mapped here
    683 	 */
    684 	/* The -2 is slightly bogus, it should be -log2(sizeof(pt_entry_t)) */
    685 	for (loop = 0; loop < KERNEL_PT_KERNEL_NUM; loop++) {
    686 		pmap_map_entry(l1pagetable,
    687 		    PTE_BASE + ((KERNEL_BASE +
    688 		    (loop * 0x00400000)) >> (PGSHIFT-2)),
    689 		    kernel_pt_table[KERNEL_PT_KERNEL + loop].pv_pa,
    690 		    VM_PROT_READ|VM_PROT_WRITE, PTE_CACHE);
    691 	}
    692 	pmap_map_entry(l1pagetable,
    693 	    PTE_BASE + (PTE_BASE >> (PGSHIFT-2)),
    694 	    kernel_ptpt.pv_pa, VM_PROT_READ|VM_PROT_WRITE, PTE_NOCACHE);
    695 	pmap_map_entry(l1pagetable,
    696 	    PTE_BASE + (0x00000000 >> (PGSHIFT-2)),
    697 	    kernel_pt_table[KERNEL_PT_SYS].pv_pa,
    698 	    VM_PROT_READ|VM_PROT_WRITE, PTE_CACHE);
    699 	for (loop = 0; loop < KERNEL_PT_VMDATA_NUM; loop++)
    700 		pmap_map_entry(l1pagetable,
    701 		    PTE_BASE + ((KERNEL_VM_BASE +
    702 		    (loop * 0x00400000)) >> (PGSHIFT-2)),
    703 		    kernel_pt_table[KERNEL_PT_VMDATA + loop].pv_pa,
    704 		    VM_PROT_READ|VM_PROT_WRITE, PTE_CACHE);
    705 #endif
    706 
    707 	/* Map the vector page. */
    708 #if 1
    709 	/* MULTI-ICE requires that page 0 is NC/NB so that it can download
    710 	   the cache-clean code there.  */
    711 	pmap_map_entry(l1pagetable, vector_page, systempage.pv_pa,
    712 	    VM_PROT_READ|VM_PROT_WRITE, PTE_NOCACHE);
    713 #else
    714 	pmap_map_entry(l1pagetable, vector_page, systempage.pv_pa,
    715 	    VM_PROT_READ|VM_PROT_WRITE, PTE_CACHE);
    716 #endif
    717 	/* Map the core memory needed before autoconfig */
    718 	loop = 0;
    719 	while (l1_sec_table[loop].size) {
    720 		vm_size_t sz;
    721 
    722 #ifdef VERBOSE_INIT_ARM
    723 		printf("%08lx -> %08lx @ %08lx\n", l1_sec_table[loop].pa,
    724 		    l1_sec_table[loop].pa + l1_sec_table[loop].size - 1,
    725 		    l1_sec_table[loop].va);
    726 #endif
    727 		for (sz = 0; sz < l1_sec_table[loop].size; sz += L1_S_SIZE)
    728 			pmap_map_section(l1pagetable,
    729 			    l1_sec_table[loop].va + sz,
    730 			    l1_sec_table[loop].pa + sz,
    731 			    l1_sec_table[loop].prot,
    732 			    l1_sec_table[loop].cache);
    733 		++loop;
    734 	}
    735 
    736 	/*
    737 	 * Now we have the real page tables in place so we can switch to them.
    738 	 * Once this is done we will be running with the REAL kernel page
    739 	 * tables.
    740 	 */
    741 
    742 	/*
    743 	 * Update the physical_freestart/physical_freeend/free_pages
    744 	 * variables.
    745 	 */
    746 	{
    747 		physical_freestart = physical_start +
    748 		    (((((uintptr_t) &end) + PGOFSET) & ~PGOFSET) -
    749 		     KERNEL_BASE);
    750 		physical_freeend = physical_end;
    751 		free_pages =
    752 		    (physical_freeend - physical_freestart) / PAGE_SIZE;
    753 	}
    754 
    755 	/* Switch tables */
    756 #ifdef VERBOSE_INIT_ARM
    757 	printf("freestart = 0x%08lx, free_pages = %d (0x%x)\n",
    758 	       physical_freestart, free_pages, free_pages);
    759 	printf("switching to new L1 page table  @%#lx...", kernel_l1pt.pv_pa);
    760 #endif
    761 #ifdef ARM32_PMAP_NEW
    762 	cpu_domains((DOMAIN_CLIENT << (PMAP_DOMAIN_KERNEL*2)) | DOMAIN_CLIENT);
    763 #endif
    764 	setttb(kernel_l1pt.pv_pa);
    765 	cpu_tlb_flushID();
    766 #ifdef ARM32_PMAP_NEW
    767 	cpu_domains(DOMAIN_CLIENT << (PMAP_DOMAIN_KERNEL*2));
    768 
    769 	/*
    770 	 * Moved from cpu_startup() as data_abort_handler() references
    771 	 * this during uvm init
    772 	 */
    773 	proc0paddr = (struct user *)kernelstack.pv_va;
    774 	lwp0.l_addr = proc0paddr;
    775 #endif
    776 
    777 #ifdef VERBOSE_INIT_ARM
    778 	printf("done!\n");
    779 #endif
    780 
    781 #ifdef PLCONSOLE
    782 	/*
    783 	 * The IFPGA registers have just moved.
    784 	 * Detach the diagnostic serial port and reattach at the new address.
    785 	 */
    786 	plcomcndetach();
    787 #endif
    788 
    789 	/*
    790 	 * XXX this should only be done in main() but it useful to
    791 	 * have output earlier ...
    792 	 */
    793 	consinit();
    794 
    795 #ifdef VERBOSE_INIT_ARM
    796 	printf("bootstrap done.\n");
    797 #endif
    798 
    799 	arm32_vector_init(ARM_VECTORS_LOW, ARM_VEC_ALL);
    800 
    801 	/*
    802 	 * Pages were allocated during the secondary bootstrap for the
    803 	 * stacks for different CPU modes.
    804 	 * We must now set the r13 registers in the different CPU modes to
    805 	 * point to these stacks.
    806 	 * Since the ARM stacks use STMFD etc. we must set r13 to the top end
    807 	 * of the stack memory.
    808 	 */
    809 	printf("init subsystems: stacks ");
    810 
    811 	set_stackptr(PSR_IRQ32_MODE,
    812 	    irqstack.pv_va + IRQ_STACK_SIZE * PAGE_SIZE);
    813 	set_stackptr(PSR_ABT32_MODE,
    814 	    abtstack.pv_va + ABT_STACK_SIZE * PAGE_SIZE);
    815 	set_stackptr(PSR_UND32_MODE,
    816 	    undstack.pv_va + UND_STACK_SIZE * PAGE_SIZE);
    817 
    818 	/*
    819 	 * Well we should set a data abort handler.
    820 	 * Once things get going this will change as we will need a proper
    821 	 * handler.
    822 	 * Until then we will use a handler that just panics but tells us
    823 	 * why.
    824 	 * Initialisation of the vectors will just panic on a data abort.
    825 	 * This just fills in a slighly better one.
    826 	 */
    827 	printf("vectors ");
    828 	data_abort_handler_address = (u_int)data_abort_handler;
    829 	prefetch_abort_handler_address = (u_int)prefetch_abort_handler;
    830 	undefined_handler_address = (u_int)undefinedinstruction_bounce;
    831 
    832 	/* Initialise the undefined instruction handlers */
    833 	printf("undefined ");
    834 	undefined_init();
    835 
    836 	/* Load memory into UVM. */
    837 	printf("page ");
    838 	uvm_setpagesize();	/* initialize PAGE_SIZE-dependent variables */
    839 	uvm_page_physload(atop(physical_freestart), atop(physical_freeend),
    840 	    atop(physical_freestart), atop(physical_freeend),
    841 	    VM_FREELIST_DEFAULT);
    842 
    843 	/* Boot strap pmap telling it where the kernel page table is */
    844 	printf("pmap ");
    845 #ifdef ARM32_PMAP_NEW
    846 	pmap_bootstrap((pd_entry_t *)kernel_l1pt.pv_va);
    847 #else
    848 	pmap_bootstrap((pd_entry_t *)kernel_l1pt.pv_va, kernel_ptpt);
    849 #endif
    850 
    851 	/* Setup the IRQ system */
    852 	printf("irq ");
    853 	irq_init();
    854 
    855 	printf("done.\n");
    856 
    857 #ifdef IPKDB
    858 	/* Initialise ipkdb */
    859 	ipkdb_init();
    860 	if (boothowto & RB_KDB)
    861 		ipkdb_connect(0);
    862 #endif
    863 
    864 #if NKSYMS || defined(DDB) || defined(LKM)
    865 	/* Firmware doesn't load symbols. */
    866 	ksyms_init(0, NULL, NULL);
    867 #endif
    868 
    869 #ifdef DDB
    870 	db_machine_init();
    871 	if (boothowto & RB_KDB)
    872 		Debugger();
    873 #endif
    874 
    875 	/* We return the new stack pointer address */
    876 	return(kernelstack.pv_va + USPACE_SVC_STACK_TOP);
    877 }
    878 
    879 void
    880 consinit(void)
    881 {
    882 	static int consinit_called = 0;
    883 #if NPLCOM > 0 && defined(PLCONSOLE)
    884 	static struct bus_space plcom_bus_space;
    885 #endif
    886 #if 0
    887 	char *console = CONSDEVNAME;
    888 #endif
    889 
    890 	if (consinit_called != 0)
    891 		return;
    892 
    893 	consinit_called = 1;
    894 
    895 #if NPLCOM > 0 && defined(PLCONSOLE)
    896 	if (PLCOMCNUNIT == 0) {
    897 		ifpga_create_io_bs_tag(&plcom_bus_space,
    898 		    (void*)UART0_BOOT_BASE);
    899 		if (plcomcnattach(&plcom_bus_space, 0, plcomcnspeed,
    900 		    IFPGA_UART_CLK, plcomcnmode, PLCOMCNUNIT))
    901 			panic("can't init serial console");
    902 		return;
    903 	} else if (PLCOMCNUNIT == 1) {
    904 		ifpga_create_io_bs_tag(&plcom_bus_space,
    905 		    (void*)UART0_BOOT_BASE);
    906 		if (plcomcnattach(&plcom_bus_space, 0, plcomcnspeed,
    907 		    IFPGA_UART_CLK, plcomcnmode, PLCOMCNUNIT))
    908 			panic("can't init serial console");
    909 		return;
    910 	}
    911 #endif
    912 #if (NCOM > 0)
    913 	if (comcnattach(&isa_io_bs_tag, CONCOMADDR, comcnspeed,
    914 	    COM_FREQ, comcnmode))
    915 		panic("can't init serial console @%x", CONCOMADDR);
    916 	return;
    917 #endif
    918 	panic("No serial console configured");
    919 }
    920 
    921 static void
    922 integrator_sdram_bounds(paddr_t *memstart, psize_t *memsize)
    923 {
    924 	volatile unsigned long *cm_sdram
    925 	    = (volatile unsigned long *)0x10000020;
    926 
    927 	*memstart = 0;
    928 
    929 	switch ((*cm_sdram >> 2) & 0x7)
    930 	{
    931 	case 0:
    932 		*memsize = 16 * 1024 * 1024;
    933 		break;
    934 	case 1:
    935 		*memsize = 32 * 1024 * 1024;
    936 		break;
    937 	case 2:
    938 		*memsize = 64 * 1024 * 1024;
    939 		break;
    940 	case 3:
    941 		*memsize = 128 * 1024 * 1024;
    942 		break;
    943 	case 4:
    944 		*memsize = 256 * 1024 * 1024;
    945 		break;
    946 	default:
    947 		printf("CM_SDRAM retuns unknown value, using 16M\n");
    948 		*memsize = 16 * 1024 * 1024;
    949 		break;
    950 	}
    951 }
    952