cpu.c revision 1.3 
1/*	$NetBSD: cpu.c,v 1.3 2017/05/19 07:40:58 skrll Exp $	*/
2
3/*
4 * Copyright 2002 Wasabi Systems, Inc.
5 * All rights reserved.
6 *
7 * Written by Simon Burge for Wasabi Systems, Inc.
8 *
9 * Redistribution and use in source and binary forms, with or without
10 * modification, are permitted provided that the following conditions
11 * are met:
12 * 1. Redistributions of source code must retain the above copyright
13 *    notice, this list of conditions and the following disclaimer.
14 * 2. Redistributions in binary form must reproduce the above copyright
15 *    notice, this list of conditions and the following disclaimer in the
16 *    documentation and/or other materials provided with the distribution.
17 * 3. All advertising materials mentioning features or use of this software
18 *    must display the following acknowledgement:
19 *      This product includes software developed for the NetBSD Project by
20 *      Wasabi Systems, Inc.
21 * 4. The name of Wasabi Systems, Inc. may not be used to endorse
22 *    or promote products derived from this software without specific prior
23 *    written permission.
24 *
25 * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND
26 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
27 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
28 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC
29 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
30 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
31 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
32 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
33 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
34 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
35 * POSSIBILITY OF SUCH DAMAGE.
36 */
37
38#include <sys/cdefs.h>
39__KERNEL_RCSID(0, "$NetBSD: cpu.c,v 1.3 2017/05/19 07:40:58 skrll Exp $");
40
41#include "opt_ingenic.h"
42#include "opt_multiprocessor.h"
43
44#include <sys/param.h>
45#include <sys/device.h>
46#include <sys/systm.h>
47#include <sys/cpu.h>
48
49#include <mips/locore.h>
50#include <mips/asm.h>
51#include <mips/ingenic/ingenic_regs.h>
52
53static int	cpu_match(device_t, cfdata_t, void *);
54static void	cpu_attach(device_t, device_t, void *);
55
56CFATTACH_DECL_NEW(cpu, 0,
57    cpu_match, cpu_attach, NULL, NULL);
58
59struct cpu_info *startup_cpu_info;
60extern void *ingenic_wakeup;
61
62static int
63cpu_match(device_t parent, cfdata_t match, void *aux)
64{
65	struct mainbusdev {
66		const char *md_name;
67	} *aa = aux;
68	if (strcmp(aa->md_name, "cpu") == 0) return 1;
69	return 0;
70}
71
72static void
73cpu_attach(device_t parent, device_t self, void *aux)
74{
75	struct cpu_info *ci = curcpu();
76	int unit;
77
78	if ((unit = device_unit(self)) > 0) {
79#ifdef MULTIPROCESSOR
80		uint32_t vec, reg;
81		int bail = 10000;
82
83		startup_cpu_info = cpu_info_alloc(NULL, unit, 0, unit, 0);
84		startup_cpu_info->ci_cpu_freq = ci->ci_cpu_freq;
85		ci = startup_cpu_info;
86		wbflush();
87		vec = (uint32_t)&ingenic_wakeup;
88		reg = MFC0(12, 4);	/* reset entry reg */
89		reg &= ~REIM_ENTRY_M;
90		reg |= vec;
91		MTC0(reg, 12, 4);
92		reg = MFC0(12, 2);	/* core control reg */
93		reg |= CC_RPC1;		/* use our exception vector */
94		reg &= ~CC_SW_RST1;	/* get core 1 out of reset */
95		MTC0(reg, 12, 2);
96		while ((!kcpuset_isset(cpus_hatched, cpu_index(startup_cpu_info))) && (bail > 0)) {
97			delay(1000);
98			bail--;
99		}
100		if (!kcpuset_isset(cpus_hatched, cpu_index(startup_cpu_info))) {
101			aprint_error_dev(self, "did not hatch\n");
102			return;
103		}
104#else
105		aprint_normal_dev(self,
106		    "processor off-line; "
107		    "multiprocessor support not present in kernel\n");
108		return;
109#endif
110
111	}
112	ci->ci_dev = self;
113	self->dv_private = ci;
114
115	aprint_normal(": %lu.%02luMHz (hz cycles = %lu, delay divisor = %lu)\n",
116	    ci->ci_cpu_freq / 1000000,
117	    (ci->ci_cpu_freq % 1000000) / 10000,
118	    ci->ci_cycles_per_hz, ci->ci_divisor_delay);
119
120	aprint_normal_dev(self, "");
121	cpu_identify(self);
122	cpu_attach_common(self, ci);
123}
124