mipssimreg.h revision 1.2 1 1.2 reinoud /* $NetBSD: mipssimreg.h,v 1.2 2021/02/15 22:39:46 reinoud Exp $ */
2 1.1 simonb
3 1.1 simonb /*-
4 1.1 simonb * Copyright (c) 2021 The NetBSD Foundation, Inc.
5 1.1 simonb * All rights reserved.
6 1.1 simonb *
7 1.1 simonb * This code is derived from software contributed to The NetBSD Foundation
8 1.1 simonb * by Simon Burge.
9 1.1 simonb *
10 1.1 simonb * Redistribution and use in source and binary forms, with or without
11 1.1 simonb * modification, are permitted provided that the following conditions
12 1.1 simonb * are met:
13 1.1 simonb * 1. Redistributions of source code must retain the above copyright
14 1.1 simonb * notice, this list of conditions and the following disclaimer.
15 1.1 simonb * 2. Redistributions in binary form must reproduce the above copyright
16 1.1 simonb * notice, this list of conditions and the following disclaimer in the
17 1.1 simonb * documentation and/or other materials provided with the distribution.
18 1.1 simonb *
19 1.1 simonb * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
20 1.1 simonb * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
21 1.1 simonb * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
22 1.1 simonb * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
23 1.1 simonb * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24 1.1 simonb * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25 1.1 simonb * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26 1.1 simonb * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27 1.1 simonb * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28 1.1 simonb * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29 1.1 simonb * POSSIBILITY OF SUCH DAMAGE.
30 1.1 simonb */
31 1.1 simonb
32 1.1 simonb
33 1.1 simonb /*
34 1.1 simonb * Memory Map
35 1.1 simonb *
36 1.1 simonb * 0000.0000 128MB RAM (max ~500MB)
37 1.1 simonb * 1fd0.0000 64kB ISA IO space
38 1.2 reinoud * 1fd1.0000 64kB 'ISA' VirtIO IO space (non standard)
39 1.1 simonb *
40 1.1 simonb * CPU interrupts
41 1.1 simonb *
42 1.1 simonb * 0 mipsnet
43 1.2 reinoud * 1 virtio
44 1.1 simonb * 2 16450 UART
45 1.1 simonb */
46 1.1 simonb
47 1.2 reinoud #define MIPSSIM_UART0_ADDR 0x003f8
48 1.2 reinoud #define MIPSSIM_MIPSNET0_ADDR 0x04200
49 1.2 reinoud #define MIPSSIM_VIRTIO_ADDR 0x10000
50 1.1 simonb
51 1.1 simonb #define MIPSSIM_ISA_IO_BASE 0x1fd00000 /* ISA IO memory: */
52 1.1 simonb #define MIPSSIM_ISA_IO_SIZE 0x00010000 /* 64 kByte */
53 1.2 reinoud #define MIPSSIM_VIRTIO_IO_SIZE 0x00010000 /* 64 kByte */
54 1.2 reinoud
55 1.2 reinoud #define MIPSSIM_DMA_BASE 0x00000000
56 1.2 reinoud #define MIPSSIM_DMA_PHYSBASE 0x00000000
57 1.2 reinoud #define MIPSSIM_DMA_SIZE (MIPSSIM_ISA_IO_BASE - MIPSSIM_DMA_BASE)
58 1.2 reinoud
59 1.2 reinoud #define VIRTIO_NUM_TRANSPORTS 32
60 1.2 reinoud #define VIRTIO_STRIDE 512
61 1.2 reinoud
62