Home | History | Annotate | Line # | Download | only in dev
      1  1.2  dyoung /* 	$NetBSD: xcvbusvar.h,v 1.2 2011/07/01 19:03:50 dyoung Exp $ */
      2  1.1   freza 
      3  1.1   freza /*
      4  1.1   freza  * Copyright (c) 2006 Jachym Holecek
      5  1.1   freza  * All rights reserved.
      6  1.1   freza  *
      7  1.1   freza  * Written for DFC Design, s.r.o.
      8  1.1   freza  *
      9  1.1   freza  * Redistribution and use in source and binary forms, with or without
     10  1.1   freza  * modification, are permitted provided that the following conditions
     11  1.1   freza  * are met:
     12  1.1   freza  *
     13  1.1   freza  * 1. Redistributions of source code must retain the above copyright
     14  1.1   freza  *    notice, this list of conditions and the following disclaimer.
     15  1.1   freza  *
     16  1.1   freza  * 2. Redistributions in binary form must reproduce the above copyright
     17  1.1   freza  *    notice, this list of conditions and the following disclaimer in the
     18  1.1   freza  *    documentation and/or other materials provided with the distribution.
     19  1.1   freza  *
     20  1.1   freza  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     21  1.1   freza  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     22  1.1   freza  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     23  1.1   freza  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     24  1.1   freza  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     25  1.1   freza  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     26  1.1   freza  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     27  1.1   freza  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     28  1.1   freza  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
     29  1.1   freza  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     30  1.1   freza  */
     31  1.1   freza 
     32  1.1   freza #include <sys/cdefs.h>
     33  1.1   freza #include <sys/types.h>
     34  1.1   freza 
     35  1.2  dyoung #include <sys/bus.h>
     36  1.1   freza 
     37  1.1   freza #ifndef _VIRTEX_DEV_VIRTEXVAR_H_
     38  1.1   freza #define _VIRTEX_DEV_VIRTEXVAR_H_
     39  1.1   freza 
     40  1.1   freza struct plb_attach_args;
     41  1.1   freza 
     42  1.1   freza struct ll_dmac {
     43  1.1   freza 	bus_space_tag_t 	dmac_iot;
     44  1.1   freza 	bus_addr_t 		dmac_ctrl_addr; /* Control registers */
     45  1.1   freza 	bus_addr_t 		dmac_stat_addr; /* Status register */
     46  1.1   freza 	int 			dmac_chan; 	/* Channel number */
     47  1.1   freza };
     48  1.1   freza 
     49  1.1   freza struct xcvbus_attach_args {
     50  1.1   freza 	/* LocalLink ("llbus") DMA channels. */
     51  1.1   freza 	struct ll_dmac 		*vaa_rx_dmac; 	/* Receive channel, if any */
     52  1.1   freza 	struct ll_dmac 		*vaa_tx_dmac; 	/* Transmit channel, if any */
     53  1.1   freza 
     54  1.1   freza 	/* Generic portion, enough for DCR/PLB. */
     55  1.1   freza 	const char 		*vaa_name; 	/* Device name */
     56  1.1   freza 	bus_space_tag_t 	vaa_iot; 	/* Registers */
     57  1.1   freza 	bus_addr_t 		vaa_addr;
     58  1.1   freza 	bus_dma_tag_t 		vaa_dmat;
     59  1.1   freza 	int 			vaa_intr; 	/* Device interrupt line */
     60  1.1   freza 	int 			_vaa_is_dcr; 	/* XXX bst flag  */
     61  1.1   freza };
     62  1.1   freza 
     63  1.1   freza void 	*ll_dmac_intr_establish(int, void(*)(void *), void *);
     64  1.1   freza void 	ll_dmac_intr_disestablish(int, void *);
     65  1.1   freza 
     66  1.1   freza void 	virtex_autoconf(device_t, struct plb_attach_args *);
     67  1.1   freza 
     68  1.1   freza int 	xcvbus_print(void *, const char *);
     69  1.1   freza int 	xcvbus_child_match(device_t, cfdata_t, void *);
     70  1.1   freza 
     71  1.1   freza #endif /* _VIRTEX_DEV_VIRTEXVAR_H_ */
     72