Home | History | Annotate | Line # | Download | only in include
cpu.h revision 1.26
      1  1.26  thorpej /*	$NetBSD: cpu.h,v 1.26 1997/10/12 18:38:01 thorpej Exp $	*/
      2   1.9      cgd 
      3   1.1      cgd /*
      4   1.1      cgd  * Copyright (c) 1988 University of Utah.
      5   1.8  mycroft  * Copyright (c) 1982, 1990, 1993
      6   1.8  mycroft  *	The Regents of the University of California.  All rights reserved.
      7   1.1      cgd  *
      8   1.1      cgd  * This code is derived from software contributed to Berkeley by
      9   1.1      cgd  * the Systems Programming Group of the University of Utah Computer
     10   1.1      cgd  * Science Department.
     11   1.1      cgd  *
     12   1.1      cgd  * Redistribution and use in source and binary forms, with or without
     13   1.1      cgd  * modification, are permitted provided that the following conditions
     14   1.1      cgd  * are met:
     15   1.1      cgd  * 1. Redistributions of source code must retain the above copyright
     16   1.1      cgd  *    notice, this list of conditions and the following disclaimer.
     17   1.1      cgd  * 2. Redistributions in binary form must reproduce the above copyright
     18   1.1      cgd  *    notice, this list of conditions and the following disclaimer in the
     19   1.1      cgd  *    documentation and/or other materials provided with the distribution.
     20   1.1      cgd  * 3. All advertising materials mentioning features or use of this software
     21   1.1      cgd  *    must display the following acknowledgement:
     22   1.1      cgd  *	This product includes software developed by the University of
     23   1.1      cgd  *	California, Berkeley and its contributors.
     24   1.1      cgd  * 4. Neither the name of the University nor the names of its contributors
     25   1.1      cgd  *    may be used to endorse or promote products derived from this software
     26   1.1      cgd  *    without specific prior written permission.
     27   1.1      cgd  *
     28   1.1      cgd  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
     29   1.1      cgd  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     30   1.1      cgd  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     31   1.1      cgd  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
     32   1.1      cgd  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     33   1.1      cgd  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     34   1.1      cgd  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     35   1.1      cgd  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     36   1.1      cgd  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     37   1.1      cgd  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     38   1.1      cgd  * SUCH DAMAGE.
     39   1.1      cgd  *
     40   1.8  mycroft  * from: Utah $Hdr: cpu.h 1.16 91/03/25$
     41   1.8  mycroft  *
     42   1.9      cgd  *	@(#)cpu.h	8.4 (Berkeley) 1/5/94
     43   1.1      cgd  */
     44   1.1      cgd 
     45  1.15  thorpej #ifndef _HP300_CPU_H_
     46  1.15  thorpej #define	_HP300_CPU_H_
     47  1.15  thorpej 
     48   1.1      cgd /*
     49   1.1      cgd  * Exported definitions unique to hp300/68k cpu support.
     50   1.1      cgd  */
     51   1.1      cgd 
     52   1.1      cgd /*
     53  1.20  thorpej  * Get common m68k CPU definitions.
     54  1.20  thorpej  */
     55  1.20  thorpej #include <m68k/cpu.h>
     56  1.20  thorpej 
     57  1.20  thorpej /*
     58  1.24  thorpej  * Get interrupt glue.
     59  1.24  thorpej  */
     60  1.24  thorpej #include <machine/intr.h>
     61  1.24  thorpej 
     62  1.24  thorpej /*
     63   1.1      cgd  * definitions of cpu-dependent requirements
     64   1.1      cgd  * referenced in generic code
     65   1.1      cgd  */
     66   1.8  mycroft #define	cpu_swapin(p)			/* nothing */
     67   1.8  mycroft #define	cpu_wait(p)			/* nothing */
     68  1.13  mycroft #define	cpu_swapout(p)			/* nothing */
     69   1.8  mycroft 
     70   1.1      cgd /*
     71   1.8  mycroft  * Arguments to hardclock and gatherstats encapsulate the previous
     72   1.8  mycroft  * machine state in an opaque clockframe.  One the hp300, we use
     73   1.8  mycroft  * what the hardware pushes on an interrupt (frame format 0).
     74   1.1      cgd  */
     75   1.5  mycroft struct clockframe {
     76   1.8  mycroft 	u_short	sr;		/* sr at time of interrupt */
     77   1.8  mycroft 	u_long	pc;		/* pc at time of interrupt */
     78   1.8  mycroft 	u_short	vo;		/* vector offset (4-word frame) */
     79   1.5  mycroft };
     80   1.1      cgd 
     81   1.8  mycroft #define	CLKF_USERMODE(framep)	(((framep)->sr & PSL_S) == 0)
     82   1.8  mycroft #define	CLKF_BASEPRI(framep)	(((framep)->sr & PSL_IPL) == 0)
     83   1.8  mycroft #define	CLKF_PC(framep)		((framep)->pc)
     84   1.8  mycroft #if 0
     85   1.8  mycroft /* We would like to do it this way... */
     86   1.8  mycroft #define	CLKF_INTR(framep)	(((framep)->sr & PSL_M) == 0)
     87   1.8  mycroft #else
     88   1.8  mycroft /* but until we start using PSL_M, we have to do this instead */
     89   1.8  mycroft #define	CLKF_INTR(framep)	(0)	/* XXX */
     90   1.8  mycroft #endif
     91   1.1      cgd 
     92   1.1      cgd 
     93   1.1      cgd /*
     94   1.1      cgd  * Preempt the current process if in interrupt from user mode,
     95   1.1      cgd  * or after the current trap/syscall if in system mode.
     96   1.1      cgd  */
     97   1.1      cgd #define	need_resched()	{ want_resched++; aston(); }
     98   1.1      cgd 
     99   1.1      cgd /*
    100   1.8  mycroft  * Give a profiling tick to the current process when the user profiling
    101   1.8  mycroft  * buffer pages are invalid.  On the hp300, request an ast to send us
    102   1.8  mycroft  * through trap, marking the proc as needing a profiling tick.
    103   1.1      cgd  */
    104   1.7      cgd #define	need_proftick(p)	{ (p)->p_flag |= P_OWEUPC; aston(); }
    105   1.1      cgd 
    106   1.1      cgd /*
    107   1.1      cgd  * Notify the current process (p) that it has a signal pending,
    108   1.1      cgd  * process as soon as possible.
    109   1.1      cgd  */
    110   1.1      cgd #define	signotify(p)	aston()
    111   1.1      cgd 
    112   1.1      cgd #define aston() (astpending++)
    113   1.1      cgd 
    114   1.1      cgd int	astpending;		/* need to trap before returning to user mode */
    115   1.1      cgd int	want_resched;		/* resched() was called */
    116   1.1      cgd 
    117   1.6  mycroft /*
    118   1.6  mycroft  * CTL_MACHDEP definitions.
    119   1.6  mycroft  */
    120   1.6  mycroft #define	CPU_CONSDEV		1	/* dev_t: console terminal device */
    121   1.6  mycroft #define	CPU_MAXID		2	/* number of valid machdep ids */
    122   1.1      cgd 
    123   1.8  mycroft #define CTL_MACHDEP_NAMES { \
    124   1.6  mycroft 	{ 0, 0 }, \
    125   1.6  mycroft 	{ "console_device", CTLTYPE_STRUCT }, \
    126   1.6  mycroft }
    127   1.1      cgd 
    128  1.15  thorpej /*
    129  1.25  thorpej  * The rest of this should probably be moved to <machine/hp300spu.h>,
    130   1.1      cgd  * although some of it could probably be put into generic 68k headers.
    131   1.1      cgd  */
    132   1.1      cgd 
    133  1.19  thorpej #ifdef _KERNEL
    134   1.1      cgd extern	char *intiobase, *intiolimit;
    135  1.19  thorpej extern	void (*vectab[]) __P((void));
    136  1.17  thorpej 
    137  1.22   scottr struct frame;
    138  1.22   scottr struct fpframe;
    139  1.22   scottr struct pcb;
    140  1.21  thorpej 
    141  1.21  thorpej /* locore.s functions */
    142  1.22   scottr void	m68881_save __P((struct fpframe *));
    143  1.22   scottr void	m68881_restore __P((struct fpframe *));
    144  1.22   scottr u_long	getdfc __P((void));
    145  1.22   scottr u_long	getsfc __P((void));
    146  1.22   scottr void	DCIA __P((void));
    147  1.22   scottr void	DCIS __P((void));
    148  1.22   scottr void	DCIU __P((void));
    149  1.22   scottr void	ICIA __P((void));
    150  1.22   scottr void	ICPA __P((void));
    151  1.22   scottr void	PCIA __P((void));
    152  1.22   scottr void	TBIA __P((void));
    153  1.22   scottr void	TBIS __P((vm_offset_t));
    154  1.22   scottr void	TBIAS __P((void));
    155  1.22   scottr void	TBIAU __P((void));
    156  1.22   scottr #if defined(M68040)
    157  1.22   scottr void	DCFA __P((void));
    158  1.22   scottr void	DCFP __P((vm_offset_t));
    159  1.22   scottr void	DCFL __P((vm_offset_t));
    160  1.22   scottr void	DCPL __P((vm_offset_t));
    161  1.22   scottr void	DCPP __P((vm_offset_t));
    162  1.22   scottr void	ICPL __P((vm_offset_t));
    163  1.22   scottr void	ICPP __P((vm_offset_t));
    164  1.22   scottr #endif
    165  1.22   scottr int	suline __P((caddr_t, caddr_t));
    166  1.22   scottr void	savectx __P((struct pcb *));
    167  1.22   scottr void	switch_exit __P((struct proc *));
    168  1.22   scottr void	proc_trampoline __P((void));
    169  1.22   scottr void	loadustp __P((int));
    170  1.22   scottr 
    171  1.18   scottr void	doboot __P((void))
    172  1.17  thorpej 	__attribute__((__noreturn__));
    173  1.21  thorpej void	ecacheon __P((void));
    174  1.21  thorpej void	ecacheoff __P((void));
    175  1.26  thorpej 
    176  1.26  thorpej /* clock.c functions */
    177  1.26  thorpej void	hp300_calibrate_delay __P((void));
    178  1.21  thorpej 
    179  1.21  thorpej /* machdep.c functions */
    180  1.21  thorpej int	badaddr __P((caddr_t));
    181  1.21  thorpej int	badbaddr __P((caddr_t));
    182  1.22   scottr 
    183  1.22   scottr /* sys_machdep.c functions */
    184  1.22   scottr int	cachectl __P((int, caddr_t, int));
    185  1.22   scottr 
    186  1.22   scottr /* vm_machdep.c functions */
    187  1.22   scottr void	physaccess __P((caddr_t, caddr_t, int, int));
    188  1.22   scottr void	physunaccess __P((caddr_t, int));
    189  1.22   scottr int	kvtop __P((caddr_t));
    190   1.8  mycroft 
    191   1.8  mycroft /* what is this supposed to do? i.e. how is it different than startrtclock? */
    192   1.8  mycroft #define	enablertclock()
    193   1.8  mycroft 
    194   1.1      cgd #endif
    195   1.1      cgd 
    196   1.1      cgd /* physical memory sections */
    197   1.1      cgd #define	ROMBASE		(0x00000000)
    198   1.1      cgd #define	INTIOBASE	(0x00400000)
    199   1.1      cgd #define	INTIOTOP	(0x00600000)
    200   1.1      cgd #define	EXTIOBASE	(0x00600000)
    201   1.1      cgd #define	EXTIOTOP	(0x20000000)
    202   1.1      cgd #define	MAXADDR		(0xFFFFF000)
    203   1.1      cgd 
    204   1.1      cgd /*
    205   1.1      cgd  * Internal IO space:
    206   1.1      cgd  *
    207   1.1      cgd  * Ranges from 0x400000 to 0x600000 (IIOMAPSIZE).
    208   1.1      cgd  *
    209   1.1      cgd  * Internal IO space is mapped in the kernel from ``intiobase'' to
    210   1.1      cgd  * ``intiolimit'' (defined in locore.s).  Since it is always mapped,
    211   1.1      cgd  * conversion between physical and kernel virtual addresses is easy.
    212   1.1      cgd  */
    213   1.1      cgd #define	ISIIOVA(va) \
    214   1.1      cgd 	((char *)(va) >= intiobase && (char *)(va) < intiolimit)
    215   1.1      cgd #define	IIOV(pa)	((int)(pa)-INTIOBASE+(int)intiobase)
    216   1.1      cgd #define	IIOP(va)	((int)(va)-(int)intiobase+INTIOBASE)
    217   1.1      cgd #define	IIOPOFF(pa)	((int)(pa)-INTIOBASE)
    218   1.1      cgd #define	IIOMAPSIZE	btoc(INTIOTOP-INTIOBASE)	/* 2mb */
    219   1.1      cgd 
    220   1.1      cgd /*
    221   1.1      cgd  * External IO space:
    222   1.1      cgd  *
    223   1.1      cgd  * DIO ranges from select codes 0-63 at physical addresses given by:
    224   1.1      cgd  *	0x600000 + (sc - 32) * 0x10000
    225   1.1      cgd  * DIO cards are addressed in the range 0-31 [0x600000-0x800000) for
    226   1.1      cgd  * their control space and the remaining areas, [0x200000-0x400000) and
    227   1.1      cgd  * [0x800000-0x1000000), are for additional space required by a card;
    228   1.1      cgd  * e.g. a display framebuffer.
    229   1.1      cgd  *
    230   1.1      cgd  * DIO-II ranges from select codes 132-255 at physical addresses given by:
    231   1.1      cgd  *	0x1000000 + (sc - 132) * 0x400000
    232   1.1      cgd  * The address range of DIO-II space is thus [0x1000000-0x20000000).
    233   1.1      cgd  *
    234   1.1      cgd  * DIO/DIO-II space is too large to map in its entirety, instead devices
    235   1.1      cgd  * are mapped into kernel virtual address space allocated from a range
    236   1.1      cgd  * of EIOMAPSIZE pages (vmparam.h) starting at ``extiobase''.
    237   1.1      cgd  */
    238   1.1      cgd #define	DIOBASE		(0x600000)
    239   1.1      cgd #define	DIOTOP		(0x1000000)
    240   1.1      cgd #define	DIOCSIZE	(0x10000)
    241   1.1      cgd #define	DIOIIBASE	(0x01000000)
    242   1.1      cgd #define	DIOIITOP	(0x20000000)
    243   1.1      cgd #define	DIOIICSIZE	(0x00400000)
    244   1.1      cgd 
    245   1.1      cgd /*
    246   1.1      cgd  * HP MMU
    247   1.1      cgd  */
    248   1.1      cgd #define	MMUBASE		IIOPOFF(0x5F4000)
    249   1.1      cgd #define	MMUSSTP		0x0
    250   1.1      cgd #define	MMUUSTP		0x4
    251   1.1      cgd #define	MMUTBINVAL	0x8
    252   1.1      cgd #define	MMUSTAT		0xC
    253   1.1      cgd #define	MMUCMD		MMUSTAT
    254   1.1      cgd 
    255   1.1      cgd #define	MMU_UMEN	0x0001	/* enable user mapping */
    256   1.1      cgd #define	MMU_SMEN	0x0002	/* enable supervisor mapping */
    257   1.1      cgd #define	MMU_CEN		0x0004	/* enable data cache */
    258   1.1      cgd #define	MMU_BERR	0x0008	/* bus error */
    259   1.1      cgd #define	MMU_IEN		0x0020	/* enable instruction cache */
    260   1.1      cgd #define	MMU_FPE		0x0040	/* enable 68881 FP coprocessor */
    261   1.1      cgd #define	MMU_WPF		0x2000	/* write protect fault */
    262   1.1      cgd #define	MMU_PF		0x4000	/* page fault */
    263   1.1      cgd #define	MMU_PTF		0x8000	/* page table fault */
    264   1.1      cgd 
    265   1.1      cgd #define	MMU_FAULT	(MMU_PTF|MMU_PF|MMU_WPF|MMU_BERR)
    266   1.1      cgd #define	MMU_ENAB	(MMU_UMEN|MMU_SMEN|MMU_IEN|MMU_FPE)
    267  1.15  thorpej 
    268  1.15  thorpej #endif /* _HP300_CPU_H_ */
    269