Home | History | Annotate | Line # | Download | only in mips
mips_tx39.cpp revision 1.2.24.1
      1  1.2.24.1  skrll /* -*-C++-*-	$NetBSD: mips_tx39.cpp,v 1.2.24.1 2004/08/12 11:41:05 skrll Exp $	*/
      2       1.1    uch 
      3       1.1    uch /*-
      4       1.1    uch  * Copyright (c) 2001 The NetBSD Foundation, Inc.
      5       1.1    uch  * All rights reserved.
      6       1.1    uch  *
      7       1.1    uch  * This code is derived from software contributed to The NetBSD Foundation
      8       1.1    uch  * by UCHIYAMA Yasushi.
      9       1.1    uch  *
     10       1.1    uch  * Redistribution and use in source and binary forms, with or without
     11       1.1    uch  * modification, are permitted provided that the following conditions
     12       1.1    uch  * are met:
     13       1.1    uch  * 1. Redistributions of source code must retain the above copyright
     14       1.1    uch  *    notice, this list of conditions and the following disclaimer.
     15       1.1    uch  * 2. Redistributions in binary form must reproduce the above copyright
     16       1.1    uch  *    notice, this list of conditions and the following disclaimer in the
     17       1.1    uch  *    documentation and/or other materials provided with the distribution.
     18       1.1    uch  * 3. All advertising materials mentioning features or use of this software
     19       1.1    uch  *    must display the following acknowledgement:
     20       1.1    uch  *        This product includes software developed by the NetBSD
     21       1.1    uch  *        Foundation, Inc. and its contributors.
     22       1.1    uch  * 4. Neither the name of The NetBSD Foundation nor the names of its
     23       1.1    uch  *    contributors may be used to endorse or promote products derived
     24       1.1    uch  *    from this software without specific prior written permission.
     25       1.1    uch  *
     26       1.1    uch  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     27       1.1    uch  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     28       1.1    uch  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     29       1.1    uch  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     30       1.1    uch  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     31       1.1    uch  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     32       1.1    uch  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     33       1.1    uch  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     34       1.1    uch  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     35       1.1    uch  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     36       1.1    uch  * POSSIBILITY OF SUCH DAMAGE.
     37       1.1    uch  */
     38       1.1    uch 
     39       1.1    uch #include <console.h>
     40       1.1    uch #include <memory.h>
     41       1.1    uch #include <mips/mips_tx39.h>
     42       1.1    uch 
     43       1.1    uch TX39XX::TX39XX(Console *&cons, MemoryManager *&mem, enum ArchitectureOps arch)
     44       1.1    uch 	: MIPSArchitecture(cons, mem)
     45       1.1    uch {
     46       1.1    uch 	_boot_func = TX39XX::boot_func;
     47       1.1    uch }
     48       1.1    uch 
     49       1.1    uch TX39XX::~TX39XX()
     50       1.1    uch {
     51       1.1    uch 	/* NO-OP */
     52       1.1    uch }
     53       1.1    uch 
     54       1.1    uch BOOT_FUNC_(TX39XX)
     55       1.1    uch 
     56       1.1    uch 	BOOL
     57       1.1    uch TX39XX::init()
     58       1.1    uch {
     59       1.1    uch 	MIPSArchitecture::init();
     60       1.1    uch 
     61  1.2.24.1  skrll 	// set D-RAM information
     62       1.1    uch 	_mem->loadBank(0x04000000, // D-RAM bank 0/1
     63       1.2    uch 	    0x04000000);
     64       1.1    uch 
     65       1.1    uch 	return TRUE;
     66       1.1    uch }
     67       1.1    uch 
     68       1.1    uch void
     69       1.1    uch TX39XX::systemInfo()
     70       1.1    uch {
     71       1.1    uch 	MIPSArchitecture::systemInfo();
     72       1.1    uch 	DPRINTF((TEXT("TX39\n")));
     73       1.1    uch }
     74       1.1    uch 
     75       1.1    uch void
     76       1.1    uch TX39XX::cacheFlush()
     77       1.1    uch {
     78       1.1    uch 	MIPS_TX39XX_CACHE_FLUSH();
     79       1.1    uch }
     80