Home | History | Annotate | Line # | Download | only in cpu
sh3.h revision 1.4.76.1
      1  1.4.76.1  yamt /* -*-C++-*-	$NetBSD: sh3.h,v 1.4.76.1 2008/05/18 12:32:02 yamt Exp $	*/
      2       1.1   uch 
      3       1.1   uch /*-
      4       1.3   uch  * Copyright (c) 2001, 2002, 2004 The NetBSD Foundation, Inc.
      5       1.1   uch  * All rights reserved.
      6       1.1   uch  *
      7       1.1   uch  * This code is derived from software contributed to The NetBSD Foundation
      8       1.1   uch  * by UCHIYAMA Yasushi.
      9       1.1   uch  *
     10       1.1   uch  * Redistribution and use in source and binary forms, with or without
     11       1.1   uch  * modification, are permitted provided that the following conditions
     12       1.1   uch  * are met:
     13       1.1   uch  * 1. Redistributions of source code must retain the above copyright
     14       1.1   uch  *    notice, this list of conditions and the following disclaimer.
     15       1.1   uch  * 2. Redistributions in binary form must reproduce the above copyright
     16       1.1   uch  *    notice, this list of conditions and the following disclaimer in the
     17       1.1   uch  *    documentation and/or other materials provided with the distribution.
     18       1.1   uch  *
     19       1.1   uch  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     20       1.1   uch  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     21       1.1   uch  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     22       1.1   uch  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     23       1.1   uch  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     24       1.1   uch  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     25       1.1   uch  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     26       1.1   uch  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     27       1.1   uch  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     28       1.1   uch  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     29       1.1   uch  * POSSIBILITY OF SUCH DAMAGE.
     30       1.1   uch  */
     31       1.1   uch 
     32       1.1   uch #ifndef _HPCBOOT_SH_CPU_SH3_H_
     33       1.2   uch #define	_HPCBOOT_SH_CPU_SH3_H_
     34       1.1   uch #include <sh3/cpu/sh.h>
     35       1.1   uch 
     36       1.1   uch /*
     37       1.3   uch  * SH3 designed for Windows CE (SH7709, SH7709A, SH7707) common defines.
     38       1.1   uch  */
     39       1.2   uch #define	SH3_TRA			0xffffffd0
     40       1.2   uch #define	SH3_EXPEVT		0xffffffd4
     41       1.2   uch #define	SH3_INTEVT		0xffffffd8
     42       1.2   uch #define	SH3_INTEVT2		0xa4000000
     43       1.1   uch 
     44       1.1   uch /* Windows CE uses 1Kbyte page for SH3, 4Kbyte for SH4 */
     45       1.2   uch #define	SH3_PAGE_SIZE		0x400
     46       1.2   uch #define	SH3_PAGE_MASK		(~(SH3_PAGE_SIZE - 1))
     47       1.1   uch 
     48       1.2   uch /*
     49       1.1   uch  * Cache (Windows CE uses normal-mode.)
     50       1.1   uch  */
     51       1.2   uch #define	SH3_CCR			0xffffffec
     52       1.2   uch #define	SH3_CCR_CE		  0x00000001
     53       1.2   uch #define	SH3_CCR_WT		  0x00000002
     54       1.2   uch #define	SH3_CCR_CB		  0x00000004
     55       1.2   uch #define	SH3_CCR_CF		  0x00000008
     56       1.2   uch #define	SH3_CCR_RA		  0x00000020
     57       1.2   uch #define	SH3_CCA			0xf0000000
     58       1.2   uch #define	SH3_CCD			0xf1000000
     59       1.1   uch 
     60       1.2   uch /*
     61       1.2   uch  * 4-way set-associative 32-entry (total 128 entries)
     62       1.2   uch  */
     63       1.2   uch #define	SH3_MMU_WAY			4
     64       1.2   uch #define	SH3_MMU_ENTRY			32
     65       1.2   uch 
     66       1.2   uch #define	SH3_PTEH			0xfffffff0
     67       1.2   uch #define	  SH3_PTEH_ASID_MASK		  0x0000000f
     68       1.2   uch #define	  SH3_PTEH_VPN_MASK		  0xfffffc00
     69       1.2   uch #define	SH3_MMUCR			0xffffffe0
     70       1.2   uch #define	  SH3_MMUCR_AT			  0x00000001
     71       1.2   uch #define	  SH3_MMUCR_IX			  0x00000002
     72       1.2   uch #define	  SH3_MMUCR_TF			  0x00000004
     73       1.2   uch #define	  SH3_MMUCR_RC			  0x00000030
     74       1.2   uch #define	  SH3_MMUCR_SV			  0x00000100
     75       1.2   uch 
     76       1.2   uch /*
     77       1.2   uch  * memory-mapped TLB
     78       1.1   uch  */
     79       1.1   uch /* Address array */
     80       1.2   uch #define	SH3_MMUAA			0xf2000000
     81       1.1   uch /* address specification */
     82       1.2   uch #define	  SH3_MMU_VPN_SHIFT		  12
     83       1.2   uch #define	  SH3_MMU_VPN_MASK		  0x0001f000	/* [16:12] */
     84       1.2   uch #define	  SH3_MMU_WAY_SHIFT		  8
     85       1.2   uch #define	  SH3_MMU_WAY_MASK		  0x00000300
     86       1.1   uch /* data specification */
     87       1.2   uch #define	  SH3_MMU_D_VALID		  0x00000100
     88       1.2   uch #define	  SH3_MMUAA_D_VPN_MASK		  0xfffe0c00	/* [31:17][11:10] */
     89       1.2   uch #define	  SH3_MMUAA_D_ASID_MASK		  0x0000000f
     90       1.1   uch 
     91       1.1   uch /* Data array */
     92       1.2   uch #define	SH3_MMUDA			0xf3000000
     93       1.2   uch #define	  SH3_MMUDA_D_PPN_MASK		  0xfffffc00
     94       1.2   uch #define	  SH3_MMUDA_D_V			  0x00000100
     95       1.2   uch #define	  SH3_MMUDA_D_PR_SHIFT		  5
     96       1.2   uch #define	  SH3_MMUDA_D_PR_MASK		  0x00000060	/* [6:5] */
     97       1.2   uch #define	  SH3_MMUDA_D_SZ		  0x00000010
     98       1.2   uch #define	  SH3_MMUDA_D_C			  0x00000008
     99       1.2   uch #define	  SH3_MMUDA_D_D			  0x00000004
    100       1.2   uch #define	  SH3_MMUDA_D_SH		  0x00000002
    101       1.1   uch 
    102       1.1   uch 
    103       1.2   uch #define	SH3_MMU_DISABLE()	_reg_write_4(SH3_MMUCR, SH3_MMUCR_TF)
    104       1.1   uch 
    105       1.2   uch /*
    106       1.1   uch  * Product dependent headers
    107       1.1   uch  */
    108       1.1   uch #include <sh3/cpu/7707.h>
    109       1.1   uch #include <sh3/cpu/7709.h>
    110       1.1   uch #include <sh3/cpu/7709a.h>
    111       1.1   uch 
    112       1.1   uch #endif // _HPCBOOT_SH_CPU_SH3_H_
    113