Home | History | Annotate | Line # | Download | only in dev
plumohci.c revision 1.8
      1  1.8     lukem /*	$NetBSD: plumohci.c,v 1.8 2003/07/15 02:29:30 lukem Exp $ */
      2  1.1       uch 
      3  1.1       uch /*-
      4  1.1       uch  * Copyright (c) 2000 UCHIYAMA Yasushi
      5  1.1       uch  * Copyright (c) 1999 MAEKAWA Masahide <bishop (at) rr.iij4u.or.jp>
      6  1.1       uch  * All rights reserved.
      7  1.1       uch  *
      8  1.1       uch  * Redistribution and use in source and binary forms, with or without
      9  1.1       uch  * modification, are permitted provided that the following conditions
     10  1.1       uch  * are met:
     11  1.1       uch  * 1. Redistributions of source code must retain the above copyright
     12  1.1       uch  *    notice, this list of conditions and the following disclaimer.
     13  1.1       uch  * 2. Redistributions in binary form must reproduce the above copyright
     14  1.1       uch  *    notice, this list of conditions and the following disclaimer in the
     15  1.1       uch  *    documentation and/or other materials provided with the distribution.
     16  1.1       uch  *
     17  1.1       uch  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
     18  1.1       uch  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     19  1.1       uch  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     20  1.1       uch  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
     21  1.1       uch  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     22  1.1       uch  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     23  1.1       uch  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     24  1.1       uch  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     25  1.1       uch  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     26  1.1       uch  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     27  1.1       uch  * SUCH DAMAGE.
     28  1.1       uch  */
     29  1.1       uch 
     30  1.1       uch /*
     31  1.1       uch  * USB Open Host Controller driver.
     32  1.1       uch  *
     33  1.1       uch  * OHCI spec: ftp://ftp.compaq.com/pub/supportinformation/papers/hcir1_0a.exe
     34  1.1       uch  * USB spec: http://www.usb.org/developers/data/usb11.pdf
     35  1.1       uch  */
     36  1.8     lukem 
     37  1.8     lukem #include <sys/cdefs.h>
     38  1.8     lukem __KERNEL_RCSID(0, "$NetBSD: plumohci.c,v 1.8 2003/07/15 02:29:30 lukem Exp $");
     39  1.1       uch 
     40  1.1       uch #include <sys/param.h>
     41  1.1       uch #include <sys/systm.h>
     42  1.1       uch #include <sys/kernel.h>
     43  1.1       uch #include <sys/device.h>
     44  1.1       uch #include <sys/proc.h>
     45  1.1       uch #include <sys/queue.h>
     46  1.1       uch 
     47  1.1       uch /* busdma */
     48  1.1       uch #include <sys/mbuf.h>
     49  1.3       mrg #include <uvm/uvm_extern.h>
     50  1.1       uch 
     51  1.1       uch #include <machine/bus.h>
     52  1.5  takemura #include <machine/bus_dma_hpcmips.h>
     53  1.1       uch 
     54  1.1       uch #include <dev/usb/usb.h>
     55  1.1       uch #include <dev/usb/usbdi.h>
     56  1.1       uch #include <dev/usb/usbdivar.h>
     57  1.1       uch #include <dev/usb/usb_mem.h>
     58  1.1       uch 
     59  1.1       uch #include <dev/usb/ohcireg.h>
     60  1.1       uch #include <dev/usb/ohcivar.h>
     61  1.1       uch 
     62  1.1       uch #include <hpcmips/tx/tx39var.h>
     63  1.1       uch #include <hpcmips/dev/plumvar.h>
     64  1.1       uch #include <hpcmips/dev/plumicuvar.h>
     65  1.1       uch #include <hpcmips/dev/plumpowervar.h>
     66  1.1       uch #include <hpcmips/dev/plumohcireg.h>
     67  1.1       uch 
     68  1.4       uch int plumohci_match(struct device *, struct cfdata *, void *);
     69  1.4       uch void plumohci_attach(struct device *, struct device *, void *);
     70  1.4       uch int plumohci_intr(void *);
     71  1.4       uch 
     72  1.4       uch void __plumohci_dmamap_sync(bus_dma_tag_t, bus_dmamap_t,
     73  1.4       uch     bus_addr_t, bus_size_t, int);
     74  1.4       uch int __plumohci_dmamem_alloc(bus_dma_tag_t, bus_size_t, bus_size_t,
     75  1.4       uch     bus_size_t, bus_dma_segment_t *, int, int *, int);
     76  1.4       uch void __plumohci_dmamem_free(bus_dma_tag_t, bus_dma_segment_t *, int);
     77  1.4       uch int __plumohci_dmamem_map(bus_dma_tag_t, bus_dma_segment_t *,
     78  1.4       uch     int, size_t, caddr_t *, int);
     79  1.4       uch void __plumohci_dmamem_unmap(bus_dma_tag_t, caddr_t, size_t);
     80  1.1       uch 
     81  1.5  takemura struct bus_dma_tag_hpcmips plumohci_bus_dma_tag = {
     82  1.5  takemura 	{
     83  1.5  takemura 		NULL,
     84  1.5  takemura 		{
     85  1.5  takemura 			_hpcmips_bd_map_create,
     86  1.5  takemura 			_hpcmips_bd_map_destroy,
     87  1.5  takemura 			_hpcmips_bd_map_load,
     88  1.5  takemura 			_hpcmips_bd_map_load_mbuf,
     89  1.5  takemura 			_hpcmips_bd_map_load_uio,
     90  1.5  takemura 			_hpcmips_bd_map_load_raw,
     91  1.5  takemura 			_hpcmips_bd_map_unload,
     92  1.5  takemura 			__plumohci_dmamap_sync,
     93  1.5  takemura 			__plumohci_dmamem_alloc,
     94  1.5  takemura 			__plumohci_dmamem_free,
     95  1.5  takemura 			__plumohci_dmamem_map,
     96  1.5  takemura 			__plumohci_dmamem_unmap,
     97  1.5  takemura 			_hpcmips_bd_mem_mmap,
     98  1.5  takemura 		},
     99  1.5  takemura 	},
    100  1.5  takemura 	NULL,
    101  1.1       uch };
    102  1.1       uch 
    103  1.1       uch struct plumohci_shm {
    104  1.1       uch 	bus_space_handle_t ps_bsh;
    105  1.1       uch 	paddr_t	ps_paddr;
    106  1.1       uch 	caddr_t	ps_caddr;
    107  1.1       uch 	size_t	ps_size;
    108  1.1       uch 	LIST_ENTRY(plumohci_shm) ps_link;
    109  1.1       uch };
    110  1.1       uch 
    111  1.1       uch struct plumohci_softc {
    112  1.1       uch 	struct ohci_softc sc;
    113  1.1       uch 	void *sc_ih;
    114  1.1       uch 	void *sc_wakeih;
    115  1.1       uch 
    116  1.1       uch 	LIST_HEAD(, plumohci_shm) sc_shm_head;
    117  1.1       uch };
    118  1.1       uch 
    119  1.7   thorpej CFATTACH_DECL(plumohci, sizeof(struct plumohci_softc),
    120  1.7   thorpej     plumohci_match, plumohci_attach, NULL, NULL);
    121  1.1       uch 
    122  1.1       uch int
    123  1.4       uch plumohci_match(struct device *parent, struct cfdata *match, void *aux)
    124  1.1       uch {
    125  1.1       uch 	/* PLUM2 builtin OHCI module */
    126  1.1       uch 
    127  1.1       uch 	return (1);
    128  1.1       uch }
    129  1.1       uch 
    130  1.1       uch void
    131  1.4       uch plumohci_attach(struct device *parent, struct device *self, void *aux)
    132  1.1       uch {
    133  1.1       uch 	struct plumohci_softc *sc = (struct plumohci_softc *)self;
    134  1.1       uch 	struct plum_attach_args *pa = aux;
    135  1.1       uch 	usbd_status r;
    136  1.1       uch 
    137  1.1       uch 	sc->sc.iot = pa->pa_iot;
    138  1.5  takemura 	sc->sc.sc_bus.dmatag = &plumohci_bus_dma_tag.bdt;
    139  1.5  takemura 	plumohci_bus_dma_tag._dmamap_chipset_v = sc;
    140  1.1       uch 
    141  1.1       uch 	/* Map I/O space */
    142  1.1       uch 	if (bus_space_map(sc->sc.iot, PLUM_OHCI_REGBASE, OHCI_PAGE_SIZE,
    143  1.4       uch 	    0, &sc->sc.ioh)) {
    144  1.1       uch 		printf(": cannot map mem space\n");
    145  1.1       uch 		return;
    146  1.1       uch 	}
    147  1.1       uch 
    148  1.1       uch 	/* power up */
    149  1.1       uch 	/*
    150  1.1       uch 	 * in the case of PLUM2, UHOSTC uses the VRAM as the shared RAM
    151  1.1       uch 	 * so establish power/clock of Video contoroller
    152  1.1       uch 	 */
    153  1.1       uch 	plum_power_establish(pa->pa_pc, PLUM_PWR_EXTPW1);
    154  1.1       uch 	plum_power_establish(pa->pa_pc, PLUM_PWR_USB);
    155  1.1       uch 
    156  1.1       uch 	/* Disable interrupts, so we don't can any spurious ones. */
    157  1.1       uch 	bus_space_write_4(sc->sc.iot, sc->sc.ioh, OHCI_INTERRUPT_DISABLE,
    158  1.4       uch 	    OHCI_ALL_INTRS);
    159  1.1       uch 
    160  1.1       uch 	/* master enable */
    161  1.1       uch 	sc->sc_ih = plum_intr_establish(pa->pa_pc, PLUM_INT_USB, IST_EDGE,
    162  1.4       uch 	    IPL_USB, ohci_intr, sc);
    163  1.1       uch #if 0
    164  1.1       uch 	/*
    165  1.1       uch 	 *  enable the clock restart request interrupt
    166  1.1       uch 	 *  (for USBSUSPEND state)
    167  1.1       uch 	 */
    168  1.1       uch 	sc->sc_wakeih = plum_intr_establish(pa->pa_pc, PLUM_INT_USBWAKE,
    169  1.4       uch 	    IST_EDGE, IPL_USB,
    170  1.4       uch 	    plumohci_intr, sc);
    171  1.1       uch #endif
    172  1.1       uch 	/*
    173  1.1       uch 	 * Shared memory list.
    174  1.1       uch 	 */
    175  1.1       uch 	LIST_INIT(&sc->sc_shm_head);
    176  1.1       uch 
    177  1.1       uch 	printf("\n");
    178  1.1       uch 
    179  1.1       uch 	r = ohci_init(&sc->sc);
    180  1.1       uch 
    181  1.1       uch 	if (r != USBD_NORMAL_COMPLETION) {
    182  1.1       uch 		printf(": init failed, error=%d\n", r);
    183  1.1       uch 
    184  1.1       uch 		plum_intr_disestablish(pa->pa_pc, sc->sc_ih);
    185  1.1       uch 		plum_intr_disestablish(pa->pa_pc, sc->sc_wakeih);
    186  1.1       uch 
    187  1.1       uch 		return;
    188  1.1       uch 	}
    189  1.1       uch 
    190  1.1       uch 	/* Attach usb device. */
    191  1.1       uch 	sc->sc.sc_child = config_found((void *) sc, &sc->sc.sc_bus,
    192  1.4       uch 	    usbctlprint);
    193  1.1       uch }
    194  1.1       uch 
    195  1.1       uch int
    196  1.4       uch plumohci_intr(void *arg)
    197  1.1       uch {
    198  1.1       uch 	printf("Plum2 OHCI: wakeup intr\n");
    199  1.1       uch 	return 0;
    200  1.1       uch }
    201  1.1       uch 
    202  1.1       uch /*
    203  1.1       uch  * Plum2 OHCI specific busdma routines.
    204  1.1       uch  *	Plum2 OHCI shared buffer can't allocate on memory
    205  1.1       uch  *	but V-RAM (busspace).
    206  1.1       uch  */
    207  1.1       uch 
    208  1.1       uch void
    209  1.5  takemura __plumohci_dmamap_sync(bus_dma_tag_t tx, bus_dmamap_t map, bus_addr_t offset,
    210  1.4       uch     bus_size_t len, int ops)
    211  1.1       uch {
    212  1.5  takemura 	struct bus_dma_tag_hpcmips *t = (struct bus_dma_tag_hpcmips *)tx;
    213  1.1       uch 	struct plumohci_softc *sc = t->_dmamap_chipset_v;
    214  1.4       uch 
    215  1.1       uch 	/*
    216  1.1       uch 	 * Flush the write buffer allocated on the V-RAM.
    217  1.1       uch 	 * Accessing any host controller register flushs write buffer
    218  1.1       uch 	 */
    219  1.1       uch 	(void)bus_space_read_4(sc->sc.iot, sc->sc.ioh, OHCI_REVISION);
    220  1.1       uch }
    221  1.1       uch 
    222  1.1       uch int
    223  1.5  takemura __plumohci_dmamem_alloc(bus_dma_tag_t tx, bus_size_t size,
    224  1.5  takemura     bus_size_t alignment, bus_size_t boundary, bus_dma_segment_t *segs,
    225  1.5  takemura     int nsegs, int *rsegs, int flags)
    226  1.1       uch {
    227  1.5  takemura 	struct bus_dma_tag_hpcmips *t = (struct bus_dma_tag_hpcmips *)tx;
    228  1.1       uch 	struct plumohci_softc *sc = t->_dmamap_chipset_v;
    229  1.1       uch 	struct plumohci_shm *ps;
    230  1.1       uch 	bus_space_handle_t bsh;
    231  1.1       uch 	paddr_t paddr;
    232  1.1       uch 	caddr_t caddr;
    233  1.1       uch 	int error;
    234  1.1       uch 
    235  1.1       uch 	size = round_page(size);
    236  1.1       uch 
    237  1.1       uch 	/*
    238  1.1       uch 	 * Allocate buffer from V-RAM area.
    239  1.1       uch 	 */
    240  1.1       uch 	error = bus_space_alloc(sc->sc.iot, PLUM_OHCI_SHMEMBASE,
    241  1.4       uch 	    PLUM_OHCI_SHMEMBASE + PLUM_OHCI_SHMEMSIZE - 1,
    242  1.4       uch 	    size, OHCI_PAGE_SIZE, OHCI_PAGE_SIZE, 0,
    243  1.4       uch 	    (bus_addr_t*)&caddr, &bsh);
    244  1.1       uch 	if (error)
    245  1.1       uch 		return (1);
    246  1.1       uch 
    247  1.1       uch 	pmap_extract(pmap_kernel(), (vaddr_t)caddr, &paddr);
    248  1.1       uch 
    249  1.1       uch 	ps = malloc(sizeof(struct plumohci_shm), M_DEVBUF, M_NOWAIT);
    250  1.1       uch 	if (ps == 0)
    251  1.1       uch 		return (1);
    252  1.1       uch 
    253  1.1       uch 	ps->ps_bsh = bsh;
    254  1.1       uch 	ps->ps_size = segs[0].ds_len = size;
    255  1.1       uch 	ps->ps_paddr = segs[0].ds_addr = paddr;
    256  1.1       uch 	ps->ps_caddr = caddr;
    257  1.1       uch 
    258  1.1       uch 	LIST_INSERT_HEAD(&sc->sc_shm_head, ps, ps_link);
    259  1.1       uch 
    260  1.1       uch 	*rsegs = 1;
    261  1.1       uch 
    262  1.1       uch 	return (0);
    263  1.1       uch }
    264  1.1       uch 
    265  1.1       uch void
    266  1.5  takemura __plumohci_dmamem_free(bus_dma_tag_t tx, bus_dma_segment_t *segs, int nsegs)
    267  1.1       uch {
    268  1.5  takemura 	struct bus_dma_tag_hpcmips *t = (struct bus_dma_tag_hpcmips *)tx;
    269  1.1       uch 	struct plumohci_softc *sc = t->_dmamap_chipset_v;
    270  1.1       uch 	struct plumohci_shm *ps;
    271  1.1       uch 
    272  1.1       uch 	for (ps = LIST_FIRST(&sc->sc_shm_head); ps;
    273  1.4       uch 	    ps = LIST_NEXT(ps, ps_link)) {
    274  1.1       uch 
    275  1.1       uch 		if (ps->ps_paddr == segs[0].ds_addr) {
    276  1.1       uch 			bus_space_free(sc->sc.iot, ps->ps_bsh, ps->ps_size);
    277  1.1       uch 			LIST_REMOVE(ps, ps_link);
    278  1.1       uch 			free(ps, M_DEVBUF);
    279  1.1       uch 
    280  1.1       uch 			return;
    281  1.1       uch 		}
    282  1.1       uch 	}
    283  1.1       uch 
    284  1.1       uch 	panic("__plumohci_dmamem_free: can't find corresponding handle.");
    285  1.1       uch 	/* NOTREACHED */
    286  1.1       uch }
    287  1.1       uch 
    288  1.1       uch int
    289  1.5  takemura __plumohci_dmamem_map(bus_dma_tag_t tx, bus_dma_segment_t *segs, int nsegs,
    290  1.4       uch     size_t size, caddr_t *kvap, int flags)
    291  1.1       uch {
    292  1.5  takemura 	struct bus_dma_tag_hpcmips *t = (struct bus_dma_tag_hpcmips *)tx;
    293  1.1       uch 	struct plumohci_softc *sc = t->_dmamap_chipset_v;
    294  1.1       uch 	struct plumohci_shm *ps;
    295  1.1       uch 
    296  1.1       uch 	for (ps = LIST_FIRST(&sc->sc_shm_head); ps;
    297  1.4       uch 	    ps = LIST_NEXT(ps, ps_link)) {
    298  1.1       uch 		if (ps->ps_paddr == segs[0].ds_addr) {
    299  1.1       uch 
    300  1.1       uch 			*kvap = ps->ps_caddr;
    301  1.1       uch 
    302  1.1       uch 			return (0);
    303  1.1       uch 		}
    304  1.1       uch 	}
    305  1.1       uch 
    306  1.1       uch 	return (1);
    307  1.1       uch }
    308  1.1       uch 
    309  1.1       uch void
    310  1.4       uch __plumohci_dmamem_unmap(bus_dma_tag_t t, caddr_t kva, size_t size)
    311  1.1       uch {
    312  1.1       uch 	/* nothing to do */
    313  1.1       uch }
    314