Home | History | Annotate | Line # | Download | only in tx
tx39ir.c revision 1.1
      1  1.1  uch /*	$NetBSD: tx39ir.c,v 1.1 2000/01/13 17:53:35 uch Exp $ */
      2  1.1  uch 
      3  1.1  uch /*
      4  1.1  uch  * Copyright (c) 2000, by UCHIYAMA Yasushi
      5  1.1  uch  * All rights reserved.
      6  1.1  uch  *
      7  1.1  uch  * Redistribution and use in source and binary forms, with or without
      8  1.1  uch  * modification, are permitted provided that the following conditions
      9  1.1  uch  * are met:
     10  1.1  uch  * 1. Redistributions of source code must retain the above copyright
     11  1.1  uch  *    notice, this list of conditions and the following disclaimer.
     12  1.1  uch  * 2. The name of the developer may NOT be used to endorse or promote products
     13  1.1  uch  *    derived from this software without specific prior written permission.
     14  1.1  uch  *
     15  1.1  uch  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
     16  1.1  uch  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     17  1.1  uch  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     18  1.1  uch  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
     19  1.1  uch  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     20  1.1  uch  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     21  1.1  uch  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     22  1.1  uch  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     23  1.1  uch  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     24  1.1  uch  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     25  1.1  uch  * SUCH DAMAGE.
     26  1.1  uch  *
     27  1.1  uch  */
     28  1.1  uch 
     29  1.1  uch /*
     30  1.1  uch  * TX39 IR module (connected to UARTB)
     31  1.1  uch  */
     32  1.1  uch #undef TX39IRDEBUG
     33  1.1  uch #include "opt_tx39_debug.h"
     34  1.1  uch 
     35  1.1  uch #include <sys/param.h>
     36  1.1  uch #include <sys/systm.h>
     37  1.1  uch #include <sys/device.h>
     38  1.1  uch 
     39  1.1  uch #include <machine/bus.h>
     40  1.1  uch #include <machine/intr.h>
     41  1.1  uch 
     42  1.1  uch #include <hpcmips/tx/tx39var.h>
     43  1.1  uch #include <hpcmips/tx/tx39icureg.h>
     44  1.1  uch #include <hpcmips/tx/tx39irvar.h>
     45  1.1  uch #include <hpcmips/tx/tx39irreg.h>
     46  1.1  uch 
     47  1.1  uch #include <hpcmips/tx/tx39clockreg.h> /* XXX */
     48  1.1  uch 
     49  1.1  uch #ifdef TX39IRDEBUG
     50  1.1  uch int	tx39ir_debug = 1;
     51  1.1  uch #define	DPRINTF(arg) if (vrpiu_debug) printf arg;
     52  1.1  uch #else
     53  1.1  uch #define	DPRINTF(arg)
     54  1.1  uch #endif
     55  1.1  uch 
     56  1.1  uch int	tx39ir_match	__P((struct device*, struct cfdata*, void*));
     57  1.1  uch void	tx39ir_attach	__P((struct device*, struct device*, void*));
     58  1.1  uch 
     59  1.1  uch struct tx39ir_softc {
     60  1.1  uch 	struct	device sc_dev;
     61  1.1  uch 	struct	device *sc_parent;
     62  1.1  uch 	tx_chipset_tag_t sc_tc;
     63  1.1  uch };
     64  1.1  uch 
     65  1.1  uch void	tx39ir_dump	__P((struct tx39ir_softc*));
     66  1.1  uch int	tx39ir_intr	__P((void*));
     67  1.1  uch 
     68  1.1  uch struct cfattach tx39ir_ca = {
     69  1.1  uch 	sizeof(struct tx39ir_softc), tx39ir_match, tx39ir_attach
     70  1.1  uch };
     71  1.1  uch 
     72  1.1  uch int
     73  1.1  uch tx39ir_match(parent, cf, aux)
     74  1.1  uch 	struct device *parent;
     75  1.1  uch 	struct cfdata *cf;
     76  1.1  uch 	void *aux;
     77  1.1  uch {
     78  1.1  uch 	return 1;
     79  1.1  uch }
     80  1.1  uch 
     81  1.1  uch void
     82  1.1  uch tx39ir_attach(parent, self, aux)
     83  1.1  uch 	struct device *parent;
     84  1.1  uch 	struct device *self;
     85  1.1  uch 	void *aux;
     86  1.1  uch {
     87  1.1  uch 	struct txcom_attach_args *tca = aux;
     88  1.1  uch 	struct tx39ir_softc *sc = (void*)self;
     89  1.1  uch 	tx_chipset_tag_t tc;
     90  1.1  uch 	txreg_t reg;
     91  1.1  uch 
     92  1.1  uch 	sc->sc_tc = tc = tca->tca_tc;
     93  1.1  uch 	sc->sc_parent = tca->tca_parent;
     94  1.1  uch 
     95  1.1  uch 	printf("\n");
     96  1.1  uch 
     97  1.1  uch 	/* setup IR module */
     98  1.1  uch 	reg = tx_conf_read(tc, TX39_IRCTRL1_REG);
     99  1.1  uch 	reg |= TX39_IRCTRL1_RXPWR;
    100  1.1  uch 	tx_conf_write(tc, TX39_IRCTRL1_REG, reg);
    101  1.1  uch 
    102  1.1  uch 	/* power up IR module */
    103  1.1  uch 	reg = tx_conf_read(tc, TX39_CLOCKCTRL_REG);
    104  1.1  uch 	reg |= TX39_CLOCK_ENIRCLK | TX39_CLOCK_ENUARTBCLK;
    105  1.1  uch 	tx_conf_write(tc, TX39_CLOCKCTRL_REG, reg);
    106  1.1  uch 
    107  1.1  uch 	/* turn to pulse mode UARTB */
    108  1.1  uch 	txcom_pulse_mode(sc->sc_parent);
    109  1.1  uch 
    110  1.1  uch #if not_required_yet
    111  1.1  uch 	tx_intr_establish(tc, MAKEINTR(5, TX39_INTRSTATUS5_CARSTINT),
    112  1.1  uch 			  IST_EDGE, IPL_TTY, tx39ir_intr, sc);
    113  1.1  uch 	tx_intr_establish(tc, MAKEINTR(5, TX39_INTRSTATUS5_POSCARINT),
    114  1.1  uch 			  IST_EDGE, IPL_TTY, tx39ir_intr, sc);
    115  1.1  uch 	tx_intr_establish(tc, MAKEINTR(5, TX39_INTRSTATUS5_NEGCARINT),
    116  1.1  uch 			  IST_EDGE, IPL_TTY, tx39ir_intr, sc);
    117  1.1  uch #endif
    118  1.1  uch 
    119  1.1  uch #ifdef TX39IRDEBUG
    120  1.1  uch 	tx39ir_dump(sc);
    121  1.1  uch #endif
    122  1.1  uch }
    123  1.1  uch 
    124  1.1  uch #define ISSETPRINT(r, m) __is_set_print((u_int32_t)(r), \
    125  1.1  uch 	TX39_IRCTRL1_##m, #m)
    126  1.1  uch 
    127  1.1  uch void
    128  1.1  uch tx39ir_dump(sc)
    129  1.1  uch 	struct tx39ir_softc *sc;
    130  1.1  uch {
    131  1.1  uch 	tx_chipset_tag_t tc = sc->sc_tc;
    132  1.1  uch 	txreg_t reg;
    133  1.1  uch 
    134  1.1  uch 	reg = tx_conf_read(tc, TX39_IRCTRL1_REG);
    135  1.1  uch 	ISSETPRINT(reg, CARDET);
    136  1.1  uch 	ISSETPRINT(reg, TESTIR);
    137  1.1  uch 	ISSETPRINT(reg, DTINVERT);
    138  1.1  uch 	ISSETPRINT(reg, RXPWR);
    139  1.1  uch 	ISSETPRINT(reg, ENSTATE);
    140  1.1  uch 	ISSETPRINT(reg, ENCOMSM);
    141  1.1  uch 	printf("baudval %d\n", TX39_IRCTRL1_BAUDVAL(reg));
    142  1.1  uch }
    143  1.1  uch 
    144  1.1  uch int
    145  1.1  uch tx39ir_intr(arg)
    146  1.1  uch 	void *arg;
    147  1.1  uch {
    148  1.1  uch 	return 0;
    149  1.1  uch }
    150