Home | History | Annotate | Line # | Download | only in tx
tx39ir.c revision 1.3
      1  1.3  shin /*	$NetBSD: tx39ir.c,v 1.3 2001/08/02 04:30:01 shin Exp $ */
      2  1.1   uch 
      3  1.2   uch /*-
      4  1.2   uch  * Copyright (c) 2000 The NetBSD Foundation, Inc.
      5  1.1   uch  * All rights reserved.
      6  1.1   uch  *
      7  1.2   uch  * This code is derived from software contributed to The NetBSD Foundation
      8  1.2   uch  * by UCHIYAMA Yasushi.
      9  1.2   uch  *
     10  1.1   uch  * Redistribution and use in source and binary forms, with or without
     11  1.1   uch  * modification, are permitted provided that the following conditions
     12  1.1   uch  * are met:
     13  1.1   uch  * 1. Redistributions of source code must retain the above copyright
     14  1.1   uch  *    notice, this list of conditions and the following disclaimer.
     15  1.2   uch  * 2. Redistributions in binary form must reproduce the above copyright
     16  1.2   uch  *    notice, this list of conditions and the following disclaimer in the
     17  1.2   uch  *    documentation and/or other materials provided with the distribution.
     18  1.2   uch  * 3. All advertising materials mentioning features or use of this software
     19  1.2   uch  *    must display the following acknowledgement:
     20  1.2   uch  *        This product includes software developed by the NetBSD
     21  1.2   uch  *        Foundation, Inc. and its contributors.
     22  1.2   uch  * 4. Neither the name of The NetBSD Foundation nor the names of its
     23  1.2   uch  *    contributors may be used to endorse or promote products derived
     24  1.2   uch  *    from this software without specific prior written permission.
     25  1.1   uch  *
     26  1.2   uch  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     27  1.2   uch  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     28  1.2   uch  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     29  1.2   uch  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     30  1.2   uch  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     31  1.2   uch  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     32  1.2   uch  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     33  1.2   uch  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     34  1.2   uch  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     35  1.2   uch  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     36  1.2   uch  * POSSIBILITY OF SUCH DAMAGE.
     37  1.1   uch  */
     38  1.1   uch 
     39  1.1   uch /*
     40  1.1   uch  * TX39 IR module (connected to UARTB)
     41  1.1   uch  */
     42  1.1   uch #undef TX39IRDEBUG
     43  1.1   uch #include "opt_tx39_debug.h"
     44  1.1   uch 
     45  1.1   uch #include <sys/param.h>
     46  1.1   uch #include <sys/systm.h>
     47  1.1   uch #include <sys/device.h>
     48  1.1   uch 
     49  1.1   uch #include <machine/bus.h>
     50  1.1   uch #include <machine/intr.h>
     51  1.1   uch 
     52  1.1   uch #include <hpcmips/tx/tx39var.h>
     53  1.1   uch #include <hpcmips/tx/tx39icureg.h>
     54  1.1   uch #include <hpcmips/tx/tx39irvar.h>
     55  1.1   uch #include <hpcmips/tx/tx39irreg.h>
     56  1.1   uch 
     57  1.1   uch #include <hpcmips/tx/tx39clockreg.h> /* XXX */
     58  1.1   uch 
     59  1.1   uch #ifdef TX39IRDEBUG
     60  1.1   uch int	tx39ir_debug = 1;
     61  1.1   uch #define	DPRINTF(arg) if (vrpiu_debug) printf arg;
     62  1.1   uch #else
     63  1.1   uch #define	DPRINTF(arg)
     64  1.1   uch #endif
     65  1.1   uch 
     66  1.2   uch int	tx39ir_match(struct device *, struct cfdata *, void *);
     67  1.2   uch void	tx39ir_attach(struct device *, struct device *, void *);
     68  1.1   uch 
     69  1.1   uch struct tx39ir_softc {
     70  1.1   uch 	struct	device sc_dev;
     71  1.1   uch 	struct	device *sc_parent;
     72  1.1   uch 	tx_chipset_tag_t sc_tc;
     73  1.1   uch };
     74  1.1   uch 
     75  1.3  shin #ifdef TX39IRDEBUG
     76  1.2   uch static void	tx39ir_dump(struct tx39ir_softc *);
     77  1.3  shin #endif
     78  1.3  shin #if not_required_yet
     79  1.2   uch static int	tx39ir_intr(void *);
     80  1.3  shin #endif
     81  1.1   uch 
     82  1.1   uch struct cfattach tx39ir_ca = {
     83  1.1   uch 	sizeof(struct tx39ir_softc), tx39ir_match, tx39ir_attach
     84  1.1   uch };
     85  1.1   uch 
     86  1.1   uch int
     87  1.2   uch tx39ir_match(struct device *parent, struct cfdata *cf, void *aux)
     88  1.1   uch {
     89  1.2   uch 	return (ATTACH_NORMAL);
     90  1.1   uch }
     91  1.1   uch 
     92  1.1   uch void
     93  1.2   uch tx39ir_attach(struct device *parent, struct device *self, void *aux)
     94  1.1   uch {
     95  1.1   uch 	struct txcom_attach_args *tca = aux;
     96  1.1   uch 	struct tx39ir_softc *sc = (void*)self;
     97  1.1   uch 	tx_chipset_tag_t tc;
     98  1.1   uch 	txreg_t reg;
     99  1.1   uch 
    100  1.1   uch 	sc->sc_tc = tc = tca->tca_tc;
    101  1.1   uch 	sc->sc_parent = tca->tca_parent;
    102  1.1   uch 
    103  1.1   uch 	printf("\n");
    104  1.1   uch 
    105  1.1   uch 	/* setup IR module */
    106  1.1   uch 	reg = tx_conf_read(tc, TX39_IRCTRL1_REG);
    107  1.1   uch 	reg |= TX39_IRCTRL1_RXPWR;
    108  1.1   uch 	tx_conf_write(tc, TX39_IRCTRL1_REG, reg);
    109  1.1   uch 
    110  1.1   uch 	/* power up IR module */
    111  1.1   uch 	reg = tx_conf_read(tc, TX39_CLOCKCTRL_REG);
    112  1.1   uch 	reg |= TX39_CLOCK_ENIRCLK | TX39_CLOCK_ENUARTBCLK;
    113  1.1   uch 	tx_conf_write(tc, TX39_CLOCKCTRL_REG, reg);
    114  1.1   uch 
    115  1.1   uch 	/* turn to pulse mode UARTB */
    116  1.1   uch 	txcom_pulse_mode(sc->sc_parent);
    117  1.1   uch 
    118  1.1   uch #if not_required_yet
    119  1.1   uch 	tx_intr_establish(tc, MAKEINTR(5, TX39_INTRSTATUS5_CARSTINT),
    120  1.2   uch 	    IST_EDGE, IPL_TTY, tx39ir_intr, sc);
    121  1.1   uch 	tx_intr_establish(tc, MAKEINTR(5, TX39_INTRSTATUS5_POSCARINT),
    122  1.2   uch 	    IST_EDGE, IPL_TTY, tx39ir_intr, sc);
    123  1.1   uch 	tx_intr_establish(tc, MAKEINTR(5, TX39_INTRSTATUS5_NEGCARINT),
    124  1.2   uch 	    IST_EDGE, IPL_TTY, tx39ir_intr, sc);
    125  1.1   uch #endif
    126  1.1   uch 
    127  1.1   uch #ifdef TX39IRDEBUG
    128  1.1   uch 	tx39ir_dump(sc);
    129  1.1   uch #endif
    130  1.1   uch }
    131  1.1   uch 
    132  1.3  shin #ifdef TX39IRDEBUG
    133  1.1   uch void
    134  1.2   uch tx39ir_dump(struct tx39ir_softc *sc)
    135  1.1   uch {
    136  1.1   uch 	tx_chipset_tag_t tc = sc->sc_tc;
    137  1.1   uch 	txreg_t reg;
    138  1.1   uch 
    139  1.1   uch 	reg = tx_conf_read(tc, TX39_IRCTRL1_REG);
    140  1.2   uch #define ISSETPRINT(r, m) __is_set_print((u_int32_t)(r),			\
    141  1.2   uch 	TX39_IRCTRL1_##m, #m)
    142  1.1   uch 	ISSETPRINT(reg, CARDET);
    143  1.1   uch 	ISSETPRINT(reg, TESTIR);
    144  1.1   uch 	ISSETPRINT(reg, DTINVERT);
    145  1.1   uch 	ISSETPRINT(reg, RXPWR);
    146  1.1   uch 	ISSETPRINT(reg, ENSTATE);
    147  1.1   uch 	ISSETPRINT(reg, ENCOMSM);
    148  1.2   uch #undef	ISSETPRINT
    149  1.1   uch 	printf("baudval %d\n", TX39_IRCTRL1_BAUDVAL(reg));
    150  1.1   uch }
    151  1.3  shin #endif
    152  1.1   uch 
    153  1.3  shin #if not_required_yet
    154  1.1   uch int
    155  1.2   uch tx39ir_intr(void *arg)
    156  1.1   uch {
    157  1.2   uch 	return (0);
    158  1.1   uch }
    159  1.3  shin #endif
    160