1 1.2 itojun /* $NetBSD: vrc4172pmureg.h,v 1.2 2001/04/13 08:11:44 itojun Exp $ */ 2 1.2 itojun 3 1.1 sato /* 4 1.1 sato * Copyright (c) 2000 SATO Kazumi. All rights reserved. 5 1.1 sato * 6 1.1 sato * Redistribution and use in source and binary forms, with or without 7 1.1 sato * modification, are permitted provided that the following conditions 8 1.1 sato * are met: 9 1.1 sato * 1. Redistributions of source code must retain the above copyright 10 1.1 sato * notice, this list of conditions, and the following disclaimer. 11 1.1 sato * 2. Redistributions in binary form must reproduce the above copyright 12 1.1 sato * notice, this list of conditions and the following disclaimer in the 13 1.1 sato * documentation and/or other materials provided with the distribution. 14 1.1 sato * 15 1.1 sato * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND 16 1.1 sato * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 17 1.1 sato * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 18 1.1 sato * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE 19 1.1 sato * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 20 1.1 sato * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 21 1.1 sato * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 22 1.1 sato * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 23 1.1 sato * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 24 1.1 sato * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 25 1.1 sato * SUCH DAMAGE. 26 1.1 sato */ 27 1.1 sato 28 1.1 sato /* 29 1.1 sato * Vrc4172 PMU unit register definition 30 1.1 sato */ 31 1.1 sato 32 1.1 sato #define VRC2_PMU_SYSCLKCTRL 0x00 33 1.1 sato #define VRC2_PMU_IRST 0x20 /* internal reset */ 34 1.1 sato #define VRC2_PMU_OSCDIS 0x10 /* OSC disable */ 35 1.1 sato #define VRC2_PMU_CKO48 0x01 /* CKO48 enable */ 36 1.1 sato #define VRC2_PMU_1284CTRL 0x02 37 1.1 sato #define VRC2_PMU_1284EN 0x04 /* 1284 enable */ 38 1.1 sato #define VRC2_PMU_1284RST 0x02 /* 1284 reset (>= 1us) */ 39 1.1 sato #define VRC2_PMU_1284CLKDIS 0x01 /* 1284 clock disanle */ 40 1.1 sato #define VRC2_PMU_16550CTRL 0x04 41 1.1 sato #define VRC2_PMU_16550RST 0x02 /* 16550 reset (>= 200ms) */ 42 1.1 sato #define VRC2_PMU_16550CLKDIS 0x01 /* 16550 clock disable */ 43 1.1 sato #define VRC2_PMU_USBCTL 0x0c 44 1.1 sato #define VRC2_PMU_USBCLKDIS 0x01 /* USB clock disable */ 45 1.1 sato #define VRC2_PMU_PS2PWMCTL 0x0e 46 1.1 sato #define VRC2_PMU_PWMCLKDIS 0x10 /* PWM clock disable */ 47 1.1 sato #define VRC2_PMU_PS2RST 0x02 /* PS2 reset */ 48 1.1 sato #define VRC2_PMU_PS2CLKDIS 0x01 /* PS2 clock disable */ 49 1.1 sato 50 1.1 sato /* end */ 51