hd64461pcmciareg.h revision 1.3
1 /* $NetBSD: hd64461pcmciareg.h,v 1.3 2005/12/18 21:47:10 uwe Exp $ */ 2 3 /*- 4 * Copyright (c) 2001 The NetBSD Foundation, Inc. 5 * All rights reserved. 6 * 7 * This code is derived from software contributed to The NetBSD Foundation 8 * by UCHIYAMA Yasushi. 9 * 10 * Redistribution and use in source and binary forms, with or without 11 * modification, are permitted provided that the following conditions 12 * are met: 13 * 1. Redistributions of source code must retain the above copyright 14 * notice, this list of conditions and the following disclaimer. 15 * 2. Redistributions in binary form must reproduce the above copyright 16 * notice, this list of conditions and the following disclaimer in the 17 * documentation and/or other materials provided with the distribution. 18 * 3. All advertising materials mentioning features or use of this software 19 * must display the following acknowledgement: 20 * This product includes software developed by the NetBSD 21 * Foundation, Inc. and its contributors. 22 * 4. Neither the name of The NetBSD Foundation nor the names of its 23 * contributors may be used to endorse or promote products derived 24 * from this software without specific prior written permission. 25 * 26 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS 27 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED 28 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR 29 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS 30 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 31 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 32 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 33 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 34 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 35 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 36 * POSSIBILITY OF SUCH DAMAGE. 37 */ 38 39 #ifndef _HPCSH_DEV_HD64461PCMCIAREG_H_ 40 #define _HPCSH_DEV_HD64461PCMCIAREG_H_ 41 42 /* 43 * PCC0 SH7709 Area 6 (memory and I/O card) 44 */ 45 46 /* PCC0 Interface Status Register (R) */ 47 #define HD64461_PCC0ISR_REG8 0xb0002000 48 #define HD64461_PCC0ISR_P0READY HD64461_PCCISR_READY 49 #define HD64461_PCC0ISR_IREQ HD64461_PCCISR_READY 50 #define HD64461_PCC0ISR_P0MWP HD64461_PCCISR_MWP 51 #define HD64461_PCC0ISR_P0VS2 HD64461_PCCISR_VS2 52 #define HD64461_PCC0ISR_P0VS1 HD64461_PCCISR_VS1 53 #define HD64461_PCC0ISR_P0CD2 HD64461_PCCISR_CD2 54 #define HD64461_PCC0ISR_P0CD1 HD64461_PCCISR_CD1 55 #define HD64461_PCC0ISR_P0BVD2 HD64461_PCCISR_BVD2 56 #define HD64461_PCC0ISR_SPKR0 HD64461_PCCISR_BVD2 57 #define HD64461_PCC0ISR_P0BVD1 HD64461_PCCISR_BVD1 58 #define HD64461_PCC0ISR_STSCHG0 HD64461_PCCISR_BVD1 59 60 /* PCC0 General Contorol Register (R/W) */ 61 #define HD64461_PCC0GCR_REG8 0xb0002002 62 #define HD64461_PCC0GCR_P0DRVE HD64461_PCCGCR_DRVE 63 #define HD64461_PCC0GCR_P0PCCR HD64461_PCCGCR_PCCR 64 #define HD64461_PCC0GCR_P0PCCT HD64461_PCCGCR_PCCT 65 #define HD64461_PCC0GCR_P0VCC0 HD64461_PCCGCR_VCC0 66 #define HD64461_PCC0GCR_P0MMOD HD64461_PCCGCR_MMOD 67 #define HD64461_PCC0GCR_P0MMOD_16M HD64461_PCCGCR_MMOD_16M 68 #define HD64461_PCC0GCR_P0MMOD_32M HD64461_PCCGCR_MMOD_32M 69 /* these bits meaning different for P0MMOD mode */ 70 #define HD64461_PCC0GCR_P0PA25 HD64461_PCCGCR_PA25 71 #define HD64461_PCC0GCR_P0PA24 HD64461_PCCGCR_PA24 72 #define HD64461_PCC0GCR_P0REG HD64461_PCCGCR_PREG 73 74 /* PCC0 Card Status Change Register (R/W) */ 75 #define HD64461_PCC0CSCR_REG8 0xb0002004 76 #define HD64461_PCC0CSCR_P0SCDI HD64461_PCCCSCR_SCDI 77 #define HD64461_PCC0CSCR_P0IREQ 0x20 78 #define HD64461_PCC0CSCR_P0SC 0x10 79 #define HD64461_PCC0CSCR_P0CDC HD64461_PCCCSCR_CDC 80 #define HD64461_PCC0CSCR_P0RC HD64461_PCCCSCR_RC 81 #define HD64461_PCC0CSCR_P0BW HD64461_PCCCSCR_BW 82 #define HD64461_PCC0CSCR_P0BD HD64461_PCCCSCR_BD 83 84 /* PCC0 Card Status Change Interrupt Enable Register (R/W) */ 85 #define HD64461_PCC0CSCIER_REG8 0xb0002006 86 #define HD64461_PCC0CSCIER_P0CRE HD64461_PCCCSCIER_CRE 87 88 #define HD64461_PCC0CSCIER_P0IREQE_MASK 0x60 89 #define HD64461_PCC0CSCIER_P0IREQE_NONE 0x00 90 #define HD64461_PCC0CSCIER_P0IREQE_LEVEL 0x20 91 #define HD64461_PCC0CSCIER_P0IREQE_FEDGE 0x40 92 #define HD64461_PCC0CSCIER_P0IREQE_REDGE 0x60 93 94 #define HD64461_PCC0CSCIER_P0SCE 0x10 95 #define HD64461_PCC0CSCIER_P0CDE HD64461_PCCCSCIER_CDE 96 #define HD64461_PCC0CSCIER_P0RE HD64461_PCCCSCIER_RE 97 #define HD64461_PCC0CSCIER_P0BWE HD64461_PCCCSCIER_BWE 98 #define HD64461_PCC0CSCIER_P0BDE HD64461_PCCCSCIER_BDE 99 100 /* PCC0 Software Control Register (R/W) */ 101 #define HD64461_PCC0SCR_REG8 0xb0002008 102 #define HD64461_PCC0SCR_P0VCC1 HD64461_PCCSCR_VCC1 103 #define HD64461_PCC0SCR_P0SWP HD64461_PCCSCR_SWP 104 105 /* 106 * PCC1 SH7709 Area 5 (memory card only) 107 */ 108 /* PCC1 Interface Status Register (R) */ 109 #define HD64461_PCC1ISR_REG8 0xb0002010 110 #define HD64461_PCC1ISR_P1READY HD64461_PCCISR_READY 111 #define HD64461_PCC1ISR_P1MWP HD64461_PCCISR_MWP 112 #define HD64461_PCC1ISR_P1VS2 HD64461_PCCISR_VS2 113 #define HD64461_PCC1ISR_P1VS1 HD64461_PCCISR_VS1 114 #define HD64461_PCC1ISR_P1CD2 HD64461_PCCISR_CD2 115 #define HD64461_PCC1ISR_P1CD1 HD64461_PCCISR_CD1 116 #define HD64461_PCC1ISR_P1BVD2 HD64461_PCCISR_BVD2 117 #define HD64461_PCC1ISR_P1BVD1 HD64461_PCCISR_BVD1 118 119 /* PCC1 General Contorol Register (R/W) */ 120 #define HD64461_PCC1GCR_REG8 0xb0002012 121 #define HD64461_PCC1GCR_P1DRVE HD64461_PCCGCR_DRVE 122 #define HD64461_PCC1GCR_P1PCCR HD64461_PCCGCR_PCCR 123 #define HD64461_PCC1GCR_RESERVED HD64461_PCCGCR_PCCT 124 #define HD64461_PCC1GCR_P1VCC0 HD64461_PCCGCR_VCC0 125 #define HD64461_PCC1GCR_P1MMOD HD64461_PCCGCR_MMOD 126 #define HD64461_PCC1GCR_P1MMOD_16M HD64461_PCCGCR_MMOD_16M 127 #define HD64461_PCC1GCR_P1MMOD_32M HD64461_PCCGCR_MMOD_32M 128 #define HD64461_PCC1GCR_P1PA25 HD64461_PCCGCR_PA25 129 #define HD64461_PCC1GCR_P1PA24 HD64461_PCCGCR_PA24 130 #define HD64461_PCC1GCR_P1REG HD64461_PCCGCR_PREG 131 132 /* PCC1 Card Status Change Register (R/W) */ 133 #define HD64461_PCC1CSCR_REG8 0xb0002014 134 #define HD64461_PCC1CSCR_P1SCDI HD64461_PCCCSCR_SCDI 135 #define HD64461_PCC1CSCR_P1CDC HD64461_PCCCSCR_CDC 136 #define HD64461_PCC1CSCR_P1RC HD64461_PCCCSCR_RC 137 #define HD64461_PCC1CSCR_P1BW HD64461_PCCCSCR_BW 138 #define HD64461_PCC1CSCR_P1BD HD64461_PCCCSCR_BD 139 140 /* PCC1 Card Status Change Interrupt Enable Register (R/W) */ 141 #define HD64461_PCC1CSCIER_REG8 0xb0002016 142 #define HD64461_PCC1CSCIER_P1CRE HD64461_PCCCSCIER_CRE 143 #define HD64461_PCC1CSCIER_P1CDE HD64461_PCCCSCIER_CDE 144 #define HD64461_PCC1CSCIER_P1RE HD64461_PCCCSCIER_RE 145 #define HD64461_PCC1CSCIER_P1BWE HD64461_PCCCSCIER_BWE 146 #define HD64461_PCC1CSCIER_P1BDE HD64461_PCCCSCIER_BDE 147 148 /* PCC1 Software Control Register (R/W) */ 149 #define HD64461_PCC1SCR_REG8 0xb0002018 150 #define HD64461_PCC1SCR_P1VCC1 HD64461_PCCSCR_VCC1 151 #define HD64461_PCC1SCR_P1SWP HD64461_PCCSCR_SWP 152 153 /* 154 * General Control 155 */ 156 /* PCC0 Output pins Control Register (R/W) */ 157 #define HD64461_PCCP0OCR_REG8 0xb000202a 158 #define HD64461_PCCP0OCR_P0DEPLUP 0x80 159 #define HD64461_PCCP0OCR_P0AEPLUP 0x10 160 161 /* PCC1 Output pins Control Register (R/W) */ 162 #define HD64461_PCCP1OCR_REG8 0xb000202c 163 #define HD64461_PCCP1OCR_P1RST8MA 0x08 164 #define HD64461_PCCP1OCR_P1RST4MA 0x04 165 #define HD64461_PCCP1OCR_P1RAS8MA 0x02 166 #define HD64461_PCCP1OCR_P1RAS4MA 0x01 167 168 /* PC Card General Control Register (R/W) */ 169 #define HD64461_PCCPGCR_REG8 0xb000202e 170 #define HD64461_PCCPGCR_PSSDIR 0x02 171 #define HD64461_PCCPGCR_PSSRDWR 0x01 172 173 /* 174 * common defines. 175 */ 176 #define HD64461_PCC0_REGBASE HD64461_PCC0ISR_REG8 177 #define HD64461_PCC1_REGBASE HD64461_PCC1ISR_REG8 178 #define HD64461_PCC_ISR_OFS 0x0 179 #define HD64461_PCC_GCR_OFS 0x2 180 #define HD64461_PCC_CSCR_OFS 0x4 181 #define HD64461_PCC_CSCIER_OFS 0x6 182 #define HD64461_PCC_SCR_OFS 0x8 183 184 #define HD64461_PCCISR(x) \ 185 (((x) ? HD64461_PCC1_REGBASE : HD64461_PCC0_REGBASE) + \ 186 HD64461_PCC_ISR_OFS) 187 #define HD64461_PCCGCR(x) \ 188 (((x) ? HD64461_PCC1_REGBASE : HD64461_PCC0_REGBASE) + \ 189 HD64461_PCC_GCR_OFS) 190 #define HD64461_PCCCSCR(x) \ 191 (((x) ? HD64461_PCC1_REGBASE : HD64461_PCC0_REGBASE) + \ 192 HD64461_PCC_CSCR_OFS) 193 #define HD64461_PCCCSCIER(x) \ 194 (((x) ? HD64461_PCC1_REGBASE : HD64461_PCC0_REGBASE) + \ 195 HD64461_PCC_CSCIER_OFS) 196 #define HD64461_PCCSCR(x) \ 197 (((x) ? HD64461_PCC1_REGBASE : HD64461_PCC0_REGBASE) + \ 198 HD64461_PCC_SCR_OFS) 199 200 #define HD64461_PCCISR_READY 0x80 201 #define HD64461_PCCISR_MWP 0x40 202 #define HD64461_PCCISR_VS2 0x20 203 #define HD64461_PCCISR_VS1 0x10 204 #define HD64461_PCCISR_CD2 0x08 205 #define HD64461_PCCISR_CD1 0x04 206 #define HD64461_PCCISR_BVD2 0x02 207 #define HD64461_PCCISR_BVD1 0x01 208 209 #define HD64461_PCCGCR_DRVE 0x80 210 #define HD64461_PCCGCR_PCCR 0x40 211 #define HD64461_PCCGCR_PCCT 0x20 212 #define HD64461_PCCGCR_VCC0 0x10 213 #define HD64461_PCCGCR_MMOD 0x08 214 #define HD64461_PCCGCR_MMOD_16M 0x08 215 #define HD64461_PCCGCR_MMOD_32M 0x00 216 #define HD64461_PCCGCR_PA25 0x04 217 #define HD64461_PCCGCR_PA24 0x02 218 #define HD64461_PCCGCR_PREG 0x01 219 220 #define HD64461_PCCCSCR_SCDI 0x80 221 #define HD64461_PCCCSCR_CDC 0x08 222 #define HD64461_PCCCSCR_RC 0x04 223 #define HD64461_PCCCSCR_BW 0x02 224 #define HD64461_PCCCSCR_BD 0x01 225 226 #define HD64461_PCCCSCIER_CRE 0x80 227 #define HD64461_PCCCSCIER_CDE 0x08 228 #define HD64461_PCCCSCIER_RE 0x04 229 #define HD64461_PCCCSCIER_BWE 0x02 230 #define HD64461_PCCCSCIER_BDE 0x01 231 232 #define HD64461_PCCSCR_VCC1 0x02 233 #define HD64461_PCCSCR_SWP 0x01 234 235 #endif /* !_HPCSH_DEV_HD64461PCMCIAREG_H_ */ 236
Indexes created Tue Sep 30 20:09:53 GMT 2025