Home | History | Annotate | Line # | Download | only in hd6446x
      1  1.7  martin /*	$NetBSD: hd6446x_subr.S,v 1.7 2008/04/28 20:23:22 martin Exp $	*/
      2  1.1     uch 
      3  1.1     uch /*-
      4  1.1     uch  * Copyright (c) 2002 The NetBSD Foundation, Inc.
      5  1.1     uch  * All rights reserved.
      6  1.2     uch  *
      7  1.1     uch  * This code is derived from software contributed to The NetBSD Foundation
      8  1.1     uch  * by UCHIYAMA Yasushi.
      9  1.1     uch  *
     10  1.1     uch  * Redistribution and use in source and binary forms, with or without
     11  1.1     uch  * modification, are permitted provided that the following conditions
     12  1.1     uch  * are met:
     13  1.1     uch  * 1. Redistributions of source code must retain the above copyright
     14  1.1     uch  *    notice, this list of conditions and the following disclaimer.
     15  1.1     uch  * 2. Redistributions in binary form must reproduce the above copyright
     16  1.1     uch  *    notice, this list of conditions and the following disclaimer in the
     17  1.1     uch  *    documentation and/or other materials provided with the distribution.
     18  1.1     uch  *
     19  1.1     uch  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     20  1.1     uch  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     21  1.1     uch  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     22  1.1     uch  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     23  1.1     uch  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     24  1.1     uch  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     25  1.1     uch  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     26  1.1     uch  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     27  1.1     uch  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     28  1.1     uch  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     29  1.1     uch  * POSSIBILITY OF SUCH DAMAGE.
     30  1.1     uch  */
     31  1.1     uch 
     32  1.1     uch #include <sh3/asm.h>
     33  1.1     uch #include <hpcsh/dev/hd6446x/hd6446xintcreg.h>
     34  1.1     uch 
     35  1.2     uch /*
     36  1.4     uwe  * LINTSTUB: Func: int hd6446x_intr_raise(int s)
     37  1.1     uch  *	raise SR.IMASK and HD6446x ICU interrupt mask to 's'.
     38  1.1     uch  *	if current SR.IMASK is greater equal 's',nothing to do.
     39  1.1     uch  *	Returns previous SR.IMASK.
     40  1.1     uch  */
     41  1.1     uch NENTRY(hd6446x_intr_raise)
     42  1.1     uch 	stc	sr,	r2
     43  1.1     uch 	mov	#0x78,	r1
     44  1.1     uch 	mov	r2,	r0
     45  1.1     uch 	shll	r1		/* r1 = 0xf0 */
     46  1.1     uch 	and	r1,	r0	/* r0 = SR & 0xf0 */
     47  1.1     uch 	cmp/ge	r4,	r0	/* r0 >= r4 ? T = 1 */
     48  1.1     uch 	bt/s	1f
     49  1.1     uch 	 not	r1,	r1	/* r1 = 0xffffff0f */
     50  1.1     uch 	and	r1,	r2	/* r2 = SR & ~0xf0 */
     51  1.6     uwe 	or	r4,	r2	/* r2 = (SR & ~0xf0) | s */
     52  1.6     uwe 	ldc	r2,	sr	/* SR = r2 */
     53  1.1     uch 	shlr2	r4
     54  1.1     uch 	shlr	r4
     55  1.1     uch 	mov.l	2f,	r1
     56  1.1     uch 	add	r4,	r1
     57  1.1     uch 	mov.w	@r1,	r2	/* r2 = hd6446x_imask[s >> 4] */
     58  1.1     uch 	mov.l	3f,	r1
     59  1.1     uch 	mov.w	r2,	@r1	/* Set new interrupt mask to HD6446x */
     60  1.1     uch 1:	rts
     61  1.3     uwe 	 nop			/* return (SR & 0xf0) */
     62  1.3     uwe 
     63  1.1     uch 	.align	2
     64  1.1     uch 2:	.long	_C_LABEL(hd6446x_imask)
     65  1.1     uch 3:	.long	HD6446X_NIMR
     66  1.1     uch 
     67  1.5     uwe 	SET_ENTRY_SIZE(hd6446x_intr_raise)
     68  1.5     uwe 
     69  1.3     uwe 
     70  1.1     uch /*
     71  1.4     uwe  * LINTSTUB: Func: int hd6446x_intr_resume(int s)
     72  1.1     uch  *	Set SR.IMASK and HD6446x interrupt mask register to
     73  1.1     uch  *	's' interrupt level. Returns previous SR.IMASK.
     74  1.2     uch  */
     75  1.1     uch NENTRY(hd6446x_intr_resume)
     76  1.1     uch 	mov	r4,	r0
     77  1.1     uch 	shlr2	r0
     78  1.1     uch 	shlr	r0
     79  1.1     uch 	mov.l	2f,	r1
     80  1.1     uch 	add	r0,	r1
     81  1.1     uch 	mov.w	@r1,	r2	/* r2 = hd6446x_imask[s >> 4] */
     82  1.1     uch 	mov.l	3f,	r1
     83  1.1     uch 	mov.w	r2,	@r1	/* Set new interrupt mask to HD6446x */
     84  1.1     uch 	stc	sr,	r0	/* r0 = SR */
     85  1.1     uch 	mov	#0x78,	r2
     86  1.1     uch 	shll	r2		/* r2 = 0x000000f0 */
     87  1.1     uch 	not	r2,	r1	/* r1 = 0xffffff0f */
     88  1.1     uch 	and	r0,	r1	/* r1 = (SR & ~0xf0) */
     89  1.1     uch 	or	r1,	r4	/* r4 = (SR & ~0xf0) | level */
     90  1.1     uch 	ldc	r4,	sr	/* Set new IMASK to SR */
     91  1.1     uch 	rts
     92  1.1     uch 	 and	r2,	r0	/* return (SR & 0xf0) */
     93  1.3     uwe 
     94  1.1     uch 	.align	2
     95  1.1     uch 2:	.long	_C_LABEL(hd6446x_imask)
     96  1.1     uch 3:	.long	HD6446X_NIMR
     97  1.5     uwe 
     98  1.5     uwe 	SET_ENTRY_SIZE(hd6446x_intr_resume)
     99