Home | History | Annotate | Line # | Download | only in include
cpu.h revision 1.4
      1 /* $NetBSD: cpu.h,v 1.4 2000/12/19 21:09:56 scw Exp $ */
      2 
      3 /*
      4  * Copyright (c) 1988 University of Utah.
      5  * Copyright (c) 1982, 1990, 1993
      6  *	The Regents of the University of California.  All rights reserved.
      7  *
      8  * This code is derived from software contributed to Berkeley by
      9  * the Systems Programming Group of the University of Utah Computer
     10  * Science Department.
     11  *
     12  * Redistribution and use in source and binary forms, with or without
     13  * modification, are permitted provided that the following conditions
     14  * are met:
     15  * 1. Redistributions of source code must retain the above copyright
     16  *    notice, this list of conditions and the following disclaimer.
     17  * 2. Redistributions in binary form must reproduce the above copyright
     18  *    notice, this list of conditions and the following disclaimer in the
     19  *    documentation and/or other materials provided with the distribution.
     20  * 3. All advertising materials mentioning features or use of this software
     21  *    must display the following acknowledgement:
     22  *	This product includes software developed by the University of
     23  *	California, Berkeley and its contributors.
     24  * 4. Neither the name of the University nor the names of its contributors
     25  *    may be used to endorse or promote products derived from this software
     26  *    without specific prior written permission.
     27  *
     28  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
     29  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     30  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     31  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
     32  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     33  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     34  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     35  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     36  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     37  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     38  * SUCH DAMAGE.
     39  *
     40  * from: Utah $Hdr: cpu.h 1.16 91/03/25$
     41  *
     42  *	@(#)cpu.h	8.4 (Berkeley) 1/5/94
     43  */
     44 
     45 #ifndef _MACHINE_CPU_H
     46 #define _MACHINE_CPU_H
     47 
     48 #if defined(_KERNEL) && !defined(_LKM)
     49 #include "opt_lockdebug.h"
     50 #endif
     51 
     52 /*
     53  * Get common m68k CPU definitions.
     54  */
     55 #include <m68k/cpu.h>
     56 #define M68K_MMU_MOTOROLA
     57 
     58 #include <sys/sched.h>
     59 struct cpu_info {
     60 	struct schedstate_percpu ci_schedstate; /* scheduler state */
     61 #if defined(DIAGNOSTIC) || defined(LOCKDEBUG)
     62 	u_long ci_spin_locks;		/* # of spin locks held */
     63 	u_long ci_simple_locks;		/* # of simple locks held */
     64 #endif
     65 };
     66 
     67 #ifdef _KERNEL
     68 extern struct cpu_info cpu_info_store;
     69 
     70 #define	curcpu()			(&cpu_info_store)
     71 
     72 /*
     73  * definitions of cpu-dependent requirements
     74  * referenced in generic code
     75  */
     76 #define cpu_swapin(p)			/* nothing */
     77 #define cpu_wait(p)			/* nothing */
     78 #define cpu_swapout(p)			/* nothing */
     79 #define cpu_number()			0
     80 
     81 /*
     82  * Arguments to hardclock and gatherstats encapsulate the previous
     83  * machine state in an opaque clockframe.  One the luna68k, we use
     84  * what the hardware pushes on an interrupt (frame format 0).
     85  */
     86 struct clockframe {
     87 	u_short	sr;		/* sr at time of interrupt */
     88 	u_long	pc;		/* pc at time of interrupt */
     89 	u_short	vo;		/* vector offset (4-word frame) */
     90 };
     91 
     92 #define CLKF_USERMODE(framep)	(((framep)->sr & PSL_S) == 0)
     93 #define CLKF_BASEPRI(framep)	(((framep)->sr & PSL_IPL) == 0)
     94 #define CLKF_PC(framep)		((framep)->pc)
     95 #if 0
     96 /* We would like to do it this way... */
     97 #define CLKF_INTR(framep)	(((framep)->sr & PSL_M) == 0)
     98 #else
     99 /* but until we start using PSL_M, we have to do this instead */
    100 #define CLKF_INTR(framep)	(0)	/* XXX */
    101 #endif
    102 
    103 
    104 /*
    105  * Preempt the current process if in interrupt from user mode,
    106  * or after the current trap/syscall if in system mode.
    107  */
    108 #define need_resched(ci)	{ want_resched = 1; aston(); }
    109 
    110 /*
    111  * Give a profiling tick to the current process when the user profiling
    112  * buffer pages are invalid.  On the hp300, request an ast to send us
    113  * through trap, marking the proc as needing a profiling tick.
    114  */
    115 #define need_proftick(p)	{ (p)->p_flag |= P_OWEUPC; aston(); }
    116 
    117 /*
    118  * Notify the current process (p) that it has a signal pending,
    119  * process as soon as possible.
    120  */
    121 #define signotify(p)	aston()
    122 
    123 #define aston()		(astpending = 1)
    124 
    125 extern int	astpending;	/* need to trap before returning to user mode */
    126 extern int	want_resched;	/* resched() was called */
    127 
    128 /*
    129  * simulated software interrupt register
    130  */
    131 extern unsigned char ssir;
    132 
    133 #define SIR_NET		0x1
    134 #define SIR_CLOCK	0x2
    135 
    136 #define siron(x)	\
    137 	__asm __volatile ("orb %0,%1" : : "di" ((u_char)(x)), "g" (ssir))
    138 #define siroff(x)	\
    139 	__asm __volatile ("andb %0,%1" : : "di" ((u_char)~(x)), "g" (ssir))
    140 
    141 #define setsoftnet()	siron(SIR_NET)
    142 #define setsoftclock()	siron(SIR_CLOCK)
    143 
    144 #endif /* _KERNEL */
    145 
    146 /*
    147  * CTL_MACHDEP definitions.
    148  */
    149 #define CPU_CONSDEV		1	/* dev_t: console terminal device */
    150 #define CPU_MAXID		2	/* number of valid machdep ids */
    151 
    152 #define CTL_MACHDEP_NAMES { \
    153 	{ 0, 0 }, \
    154 	{ "console_device", CTLTYPE_STRUCT }, \
    155 }
    156 
    157 /*
    158  * Values for machtype
    159  */
    160 #define LUNA_I		1
    161 #define LUNA_II		2
    162 
    163 #ifdef _KERNEL
    164 extern	int machtype;
    165 extern	char *intiobase, *intiolimit;		/* XXX */
    166 extern	u_int intiobase_phys, intiotop_phys;	/* XXX */
    167 
    168 /* machdep.c functions */
    169 void	dumpconf __P((void));
    170 void	dumpsys __P((void));
    171 
    172 /* locore.s functions */
    173 struct pcb;
    174 struct fpframe;
    175 int	suline __P((caddr_t, caddr_t));
    176 void	savectx __P((struct pcb *));
    177 void	switch_exit __P((struct proc *));
    178 void	proc_trampoline __P((void));
    179 void	loadustp __P((int));
    180 void	m68881_save __P((struct fpframe *));
    181 void	m68881_restore __P((struct fpframe *));
    182 
    183 /* machdep.c functions */
    184 int	badaddr __P((caddr_t, int));
    185 
    186 /* sys_machdep.c functions */
    187 int	cachectl1 __P((unsigned long, vaddr_t, size_t, struct proc *));
    188 int	dma_cachectl __P((caddr_t, int));
    189 
    190 /* vm_machdep.c functions */
    191 void	physaccess __P((caddr_t, caddr_t, int, int));
    192 void	physunaccess __P((caddr_t, int));
    193 int	kvtop __P((caddr_t));
    194 
    195 #endif
    196 
    197 #endif /* _MACHINE_CPU_H */
    198