Home | History | Annotate | Line # | Download | only in include
viareg.h revision 1.1
      1 /*	$NetBSD: viareg.h,v 1.1 1996/03/29 02:27:42 briggs Exp $	*/
      2 
      3 /*-
      4  * Copyright (C) 1993	Allen K. Briggs, Chris P. Caputo,
      5  *			Michael L. Finch, Bradley A. Grantham, and
      6  *			Lawrence A. Kesteloot
      7  * All rights reserved.
      8  *
      9  * Redistribution and use in source and binary forms, with or without
     10  * modification, are permitted provided that the following conditions
     11  * are met:
     12  * 1. Redistributions of source code must retain the above copyright
     13  *    notice, this list of conditions and the following disclaimer.
     14  * 2. Redistributions in binary form must reproduce the above copyright
     15  *    notice, this list of conditions and the following disclaimer in the
     16  *    documentation and/or other materials provided with the distribution.
     17  * 3. All advertising materials mentioning features or use of this software
     18  *    must display the following acknowledgement:
     19  *	This product includes software developed by the Alice Group.
     20  * 4. The names of the Alice Group or any of its members may not be used
     21  *    to endorse or promote products derived from this software without
     22  *    specific prior written permission.
     23  *
     24  * THIS SOFTWARE IS PROVIDED BY THE ALICE GROUP ``AS IS'' AND ANY EXPRESS OR
     25  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     26  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     27  * IN NO EVENT SHALL THE ALICE GROUP BE LIABLE FOR ANY DIRECT, INDIRECT,
     28  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     29  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     30  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     31  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     32  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
     33  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     34  *
     35  */
     36 /*
     37 
     38 	Prototype VIA control definitions
     39 
     40 	06/04/92,22:33:57 BG Let's see what I can do.
     41 
     42 */
     43 
     44 
     45 	/* VIA1 data register A */
     46 #define DA1I_vSCCWrReq	0x80
     47 #define DA1O_vPage2	0x40
     48 #define DA1I_CPU_ID1	0x40
     49 #define DA1O_vHeadSel	0x20
     50 #define DA1O_vOverlay	0x10
     51 #define DA1O_vSync	0x08
     52 #define DA1O_RESERVED2	0x04
     53 #define DA1O_RESERVED1	0x02
     54 #define DA1O_RESERVED0	0x01
     55 
     56 	/* VIA1 data register B */
     57 #define DB1I_Par_Err	0x80
     58 #define DB1O_vSndEnb	0x80
     59 #define DB1O_Par_Enb	0x40
     60 #define DB1O_vFDesk2	0x20
     61 #define DB1O_vFDesk1	0x10
     62 #define DB1I_vFDBInt	0x08
     63 #define DB1O_rTCEnb	0x04
     64 #define DB1O_rTCCLK	0x02
     65 #define DB1O_rTCData	0x01
     66 #define DB1I_rTCData	0x01
     67 
     68 	/* VIA2 data register A */
     69 #define DA2O_v2Ram1	0x80
     70 #define DA2O_v2Ram0	0x40
     71 #define DA2I_v2IRQE	0x20
     72 #define DA2I_v2IRQD	0x10
     73 #define DA2I_v2IRQC	0x08
     74 #define DA2I_v2IRQB	0x04
     75 #define DA2I_v2IRQA	0x02
     76 #define DA2I_v2IRQ9	0x01
     77 
     78 	/* VIA2 data register B */
     79 #define DB2O_v2VBL	0x80
     80 #define DB2O_Par_Test	0x80
     81 #define DB2I_v2SNDEXT	0x40
     82 #define DB2I_v2TM0A	0x20
     83 #define DB2I_v2TM1A	0x10
     84 #define DB2I_vFC3	0x08
     85 #define DB2O_vFC3	0x08
     86 #define DB2O_v2PowerOff	0x04
     87 #define DB2O_v2BusLk	0x02
     88 #define DB2O_vCDis	0x01
     89 #define DB2O_CEnable	0x01
     90 
     91 	/* VIA1 interrupt bits */
     92 #define V1IF_IRQ	0x80
     93 #define V1IF_T1		0x40
     94 #define V1IF_T2		0x20
     95 #define V1IF_ADBCLK	0x10
     96 #define V1IF_ADBDATA	0x08
     97 #define V1IF_ADBRDY	0x04
     98 #define V1IF_VBLNK	0x02
     99 #define V1IF_ONESEC	0x01
    100 
    101 	/* VIA2 interrupt bits */
    102 #define V2IF_IRQ	0x80
    103 #define V2IF_T1		0x40
    104 #define V2IF_T2		0x20
    105 #define V2IF_ASC	0x10
    106 #define V2IF_SCSIIRQ	0x08
    107 #define V2IF_EXPIRQ	0x04
    108 #define V2IF_SLOTINT	0x02
    109 #define V2IF_SCSIDRQ	0x01
    110 
    111 #define VIA1_INTS	(V1IF_T1 | V1IF_ADBRDY)
    112 #define VIA2_INTS	(V2IF_T1 | V2IF_ASC | V2IF_SCSIIRQ | V2IF_SLOTINT | \
    113 			 V2IF_SCSIDRQ)
    114 
    115 #define RBV_INTS	(V2IF_T1 | V2IF_ASC | V2IF_SCSIIRQ | V2IF_SLOTINT | \
    116 			 V2IF_SCSIDRQ | V1IF_ADBRDY)
    117 
    118 #define ACR_T1LATCH	0x40
    119 
    120 extern volatile unsigned char *Via1Base;
    121 extern volatile unsigned char *Via2Base;	/* init in VIA_Initialize */
    122 #define VIA1_addr	Via1Base	/* at PA 0x50f00000 */
    123 #define VIA2OFF		1		/* VIA2 addr = VIA1_addr * 0x2000 */
    124 #define RBVOFF		0x13		/* RBV addr = VIA1_addr * 0x13000 */
    125 
    126 #define VIA1		0
    127 extern int VIA2;
    128 
    129 	/* VIA interface registers */
    130 #define vBufA		0x1e00	/* register A */
    131 #define vBufB		0	/* register B */
    132 #define vDirA		0x0600	/* data direction register */
    133 #define vDirB		0x0400	/* data direction register */
    134 #define vT1C		0x0800
    135 #define vT1CH		0x0a00
    136 #define vT1L		0x0c00
    137 #define vT1LH		0x0e00
    138 #define vT2C		0x1000
    139 #define vT2CH		0x1200
    140 #define vSR			0x1400	/* shift register */
    141 #define vACR		0x1600	/* aux control register */
    142 #define vPCR		0x1800	/* peripheral control register */
    143 #define vIFR		0x1a00	/* interrupt flag register */
    144 #define vIER		0x1c00	/* interrupt enable register */
    145 
    146 	/* RBV interface registers */
    147 #define rBufB		0	/* register B */
    148 #define rBufA		2	/* register A */
    149 #define rIFR		0x3	/* interrupt flag register (writes?) */
    150 #define rIER		0x13	/* interrupt enable register */
    151 #define rMonitor	0x10	/* Monitor type */
    152 #define rSlotInt	0x12	/* Slot interrupt */
    153 
    154 	/* RBV monitor type flags and masks */
    155 #define RBVDepthMask	0x07	/* depth in bits */
    156 #define RBVMonitorMask	0x38	/* Type numbers */
    157 #define RBVOff		0x40	/* monitor turn off */
    158 #define RBVMonIDNone	0x38	/* What RBV actually has for no video */
    159 #define RBVMonIDOff	0x0		/* What rbv_vidstatus() returns for no video */
    160 #define RBVMonID15BWP	0x08	/* BW portrait */
    161 #define RBVMonIDRGB	0x10	/* color monitor */
    162 #define RBVMonIDRGB15	0x28	/* 15 inch RGB */
    163 #define RBVMonIDBW	0x30	/* No internal video */
    164 
    165 #define via_reg(v, r) (*(Via1Base+(v)*0x2000+(r)))
    166 #define via2_reg(r) (*(Via2Base+(r)))
    167 
    168 #define vDirA_ADBState	0x30
    169 
    170 void	VIA_initialize   __P((void));
    171 int	rbv_vidstatus    __P((void));
    172 int	add_nubus_intr   __P((int addr, void (*func)(), void *client_data));
    173 void	mac68k_register_scsi_irq __P((void (*irq_func)(void *), void *clnt));
    174 void	mac68k_register_scsi_drq __P((void (*drq_func)(void *), void *clnt));
    175 void	mac68k_register_via1_t1_irq __P((void (*irq_func)(void *)));
    176 
    177 extern void	(*via1itab[7])();
    178 extern void	(*via2itab[7])();
    179