wdc_obio.c revision 1.40
1 /* $NetBSD: wdc_obio.c,v 1.40 2004/08/20 06:39:38 thorpej Exp $ */ 2 3 /*- 4 * Copyright (c) 1998, 2003 The NetBSD Foundation, Inc. 5 * All rights reserved. 6 * 7 * This code is derived from software contributed to The NetBSD Foundation 8 * by Charles M. Hannum and by Onno van der Linden. 9 * 10 * Redistribution and use in source and binary forms, with or without 11 * modification, are permitted provided that the following conditions 12 * are met: 13 * 1. Redistributions of source code must retain the above copyright 14 * notice, this list of conditions and the following disclaimer. 15 * 2. Redistributions in binary form must reproduce the above copyright 16 * notice, this list of conditions and the following disclaimer in the 17 * documentation and/or other materials provided with the distribution. 18 * 3. All advertising materials mentioning features or use of this software 19 * must display the following acknowledgement: 20 * This product includes software developed by the NetBSD 21 * Foundation, Inc. and its contributors. 22 * 4. Neither the name of The NetBSD Foundation nor the names of its 23 * contributors may be used to endorse or promote products derived 24 * from this software without specific prior written permission. 25 * 26 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS 27 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED 28 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR 29 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS 30 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 31 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 32 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 33 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 34 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 35 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 36 * POSSIBILITY OF SUCH DAMAGE. 37 */ 38 39 #include <sys/cdefs.h> 40 __KERNEL_RCSID(0, "$NetBSD: wdc_obio.c,v 1.40 2004/08/20 06:39:38 thorpej Exp $"); 41 42 #include <sys/param.h> 43 #include <sys/systm.h> 44 #include <sys/device.h> 45 #include <sys/malloc.h> 46 47 #include <uvm/uvm_extern.h> 48 49 #include <machine/bus.h> 50 #include <machine/autoconf.h> 51 52 #include <dev/ata/atareg.h> 53 #include <dev/ata/atavar.h> 54 #include <dev/ic/wdcvar.h> 55 56 #include <dev/ofw/openfirm.h> 57 58 #include <macppc/dev/dbdma.h> 59 60 #define WDC_REG_NPORTS 8 61 #define WDC_AUXREG_OFFSET 0x16 62 #define WDC_DEFAULT_PIO_IRQ 13 /* XXX */ 63 #define WDC_DEFAULT_DMA_IRQ 2 /* XXX */ 64 65 #define WDC_OPTIONS_DMA 0x01 66 67 /* 68 * XXX This code currently doesn't even try to allow 32-bit data port use. 69 */ 70 71 struct wdc_obio_softc { 72 struct wdc_softc sc_wdcdev; 73 struct ata_channel *sc_chanptr; 74 struct ata_channel sc_channel; 75 struct ata_queue sc_chqueue; 76 struct wdc_regs sc_wdc_regs; 77 dbdma_regmap_t *sc_dmareg; 78 dbdma_command_t *sc_dmacmd; 79 u_int sc_dmaconf[2]; /* per target value of CONFIG_REG */ 80 void *sc_ih; 81 }; 82 83 int wdc_obio_probe __P((struct device *, struct cfdata *, void *)); 84 void wdc_obio_attach __P((struct device *, struct device *, void *)); 85 int wdc_obio_detach __P((struct device *, int)); 86 int wdc_obio_dma_init __P((void *, int, int, void *, size_t, int)); 87 void wdc_obio_dma_start __P((void *, int, int)); 88 int wdc_obio_dma_finish __P((void *, int, int, int)); 89 90 static void wdc_obio_select __P((struct ata_channel *, int)); 91 static void adjust_timing __P((struct ata_channel *)); 92 static void ata4_adjust_timing __P((struct ata_channel *)); 93 94 CFATTACH_DECL(wdc_obio, sizeof(struct wdc_obio_softc), 95 wdc_obio_probe, wdc_obio_attach, wdc_obio_detach, wdcactivate); 96 97 int 98 wdc_obio_probe(parent, match, aux) 99 struct device *parent; 100 struct cfdata *match; 101 void *aux; 102 { 103 struct confargs *ca = aux; 104 char compat[32]; 105 106 /* XXX should not use name */ 107 if (strcmp(ca->ca_name, "ATA") == 0 || 108 strcmp(ca->ca_name, "ata") == 0 || 109 strcmp(ca->ca_name, "ata0") == 0 || 110 strcmp(ca->ca_name, "ide") == 0) 111 return 1; 112 113 memset(compat, 0, sizeof(compat)); 114 OF_getprop(ca->ca_node, "compatible", compat, sizeof(compat)); 115 if (strcmp(compat, "heathrow-ata") == 0 || 116 strcmp(compat, "keylargo-ata") == 0) 117 return 1; 118 119 return 0; 120 } 121 122 void 123 wdc_obio_attach(parent, self, aux) 124 struct device *parent, *self; 125 void *aux; 126 { 127 struct wdc_obio_softc *sc = (void *)self; 128 struct wdc_regs *wdr; 129 struct confargs *ca = aux; 130 struct ata_channel *chp = &sc->sc_channel; 131 int intr, i; 132 int use_dma = 0; 133 char path[80]; 134 135 if (sc->sc_wdcdev.sc_atac.atac_dev.dv_cfdata->cf_flags & WDC_OPTIONS_DMA) { 136 if (ca->ca_nreg >= 16 || ca->ca_nintr == -1) 137 use_dma = 1; /* XXX Don't work yet. */ 138 } 139 140 if (ca->ca_nintr >= 4 && ca->ca_nreg >= 8) { 141 intr = ca->ca_intr[0]; 142 printf(" irq %d", intr); 143 } else if (ca->ca_nintr == -1) { 144 intr = WDC_DEFAULT_PIO_IRQ; 145 printf(" irq property not found; using %d", intr); 146 } else { 147 printf(": couldn't get irq property\n"); 148 return; 149 } 150 151 if (use_dma) 152 printf(": DMA transfer"); 153 154 printf("\n"); 155 156 sc->sc_wdcdev.regs = wdr = &sc->sc_wdc_regs; 157 158 wdr->cmd_iot = wdr->ctl_iot = 159 macppc_make_bus_space_tag(ca->ca_baseaddr + ca->ca_reg[0], 4); 160 161 if (bus_space_map(wdr->cmd_iot, 0, WDC_REG_NPORTS, 0, 162 &wdr->cmd_baseioh) || 163 bus_space_subregion(wdr->cmd_iot, wdr->cmd_baseioh, 164 WDC_AUXREG_OFFSET, 1, &wdr->ctl_ioh)) { 165 printf("%s: couldn't map registers\n", 166 sc->sc_wdcdev.sc_atac.atac_dev.dv_xname); 167 return; 168 } 169 for (i = 0; i < WDC_NREG; i++) { 170 if (bus_space_subregion(wdr->cmd_iot, wdr->cmd_baseioh, i, 171 i == 0 ? 4 : 1, &wdr->cmd_iohs[i]) != 0) { 172 bus_space_unmap(wdr->cmd_iot, wdr->cmd_baseioh, 173 WDC_REG_NPORTS); 174 printf("%s: couldn't subregion registers\n", 175 sc->sc_wdcdev.sc_atac.atac_dev.dv_xname); 176 return; 177 } 178 } 179 wdc_init_shadow_regs(chp); 180 #if 0 181 wdr->data32iot = wdr->cmd_iot; 182 wdr->data32ioh = wdr->cmd_ioh; 183 #endif 184 185 sc->sc_ih = intr_establish(intr, IST_LEVEL, IPL_BIO, wdcintr, chp); 186 187 if (use_dma) { 188 sc->sc_dmacmd = dbdma_alloc(sizeof(dbdma_command_t) * 20); 189 sc->sc_dmareg = mapiodev(ca->ca_baseaddr + ca->ca_reg[2], 190 ca->ca_reg[3]); 191 sc->sc_wdcdev.sc_atac.atac_cap |= ATAC_CAP_DMA; 192 sc->sc_wdcdev.sc_atac.atac_dma_cap = 2; 193 if (strcmp(ca->ca_name, "ata-4") == 0) { 194 sc->sc_wdcdev.sc_atac.atac_cap |= ATAC_CAP_UDMA; 195 sc->sc_wdcdev.sc_atac.atac_udma_cap = 4; 196 sc->sc_wdcdev.sc_atac.atac_set_modes = ata4_adjust_timing; 197 } else { 198 sc->sc_wdcdev.sc_atac.atac_set_modes = adjust_timing; 199 } 200 #ifdef notyet 201 /* Minimum cycle time is 150ns (DMA MODE 1) on ohare. */ 202 if (ohare) { 203 sc->sc_wdcdev.sc_atac.atac_pio_cap = 3; 204 sc->sc_wdcdev.sc_atac.atac_dma_cap = 1; 205 } 206 #endif 207 } else { 208 /* all non-DMA controllers can use adjust_timing */ 209 sc->sc_wdcdev.sc_atac.atac_set_modes = adjust_timing; 210 } 211 212 sc->sc_wdcdev.sc_atac.atac_pio_cap = 4; 213 sc->sc_wdcdev.sc_atac.atac_cap |= ATAC_CAP_DATA16; 214 sc->sc_chanptr = chp; 215 sc->sc_wdcdev.sc_atac.atac_channels = &sc->sc_chanptr; 216 sc->sc_wdcdev.sc_atac.atac_nchannels = 1; 217 sc->sc_wdcdev.dma_arg = sc; 218 sc->sc_wdcdev.dma_init = wdc_obio_dma_init; 219 sc->sc_wdcdev.dma_start = wdc_obio_dma_start; 220 sc->sc_wdcdev.dma_finish = wdc_obio_dma_finish; 221 chp->ch_channel = 0; 222 chp->ch_atac = &sc->sc_wdcdev.sc_atac; 223 chp->ch_queue = &sc->sc_chqueue; 224 225 #define OHARE_FEATURE_REG 0xf3000038 226 227 /* XXX Enable wdc1 by feature reg. */ 228 memset(path, 0, sizeof(path)); 229 OF_package_to_path(ca->ca_node, path, sizeof(path)); 230 if (strcmp(path, "/bandit@F2000000/ohare@10/ata@21000") == 0) { 231 u_int x; 232 233 x = in32rb(OHARE_FEATURE_REG); 234 x |= 8; 235 out32rb(OHARE_FEATURE_REG, x); 236 } 237 238 wdcattach(chp); 239 } 240 241 /* Multiword DMA transfer timings */ 242 struct ide_timings { 243 int cycle; /* minimum cycle time [ns] */ 244 int active; /* minimum command active time [ns] */ 245 }; 246 static struct ide_timings pio_timing[5] = { 247 { 600, 180 }, /* Mode 0 */ 248 { 390, 150 }, /* 1 */ 249 { 240, 105 }, /* 2 */ 250 { 180, 90 }, /* 3 */ 251 { 120, 75 } /* 4 */ 252 }; 253 static struct ide_timings dma_timing[3] = { 254 { 480, 240 }, /* Mode 0 */ 255 { 165, 90 }, /* Mode 1 */ 256 { 120, 75 } /* Mode 2 */ 257 }; 258 259 static struct ide_timings udma_timing[5] = { 260 {120, 180}, /* Mode 0 */ 261 { 90, 150}, /* Mode 1 */ 262 { 60, 120}, /* Mode 2 */ 263 { 45, 90}, /* Mode 3 */ 264 { 30, 90} /* Mode 4 */ 265 }; 266 267 #define TIME_TO_TICK(time) howmany((time), 30) 268 #define PIO_REC_OFFSET 4 269 #define PIO_REC_MIN 1 270 #define PIO_ACT_MIN 1 271 #define DMA_REC_OFFSET 1 272 #define DMA_REC_MIN 1 273 #define DMA_ACT_MIN 1 274 275 #define ATA4_TIME_TO_TICK(time) howmany((time), 15) /* 15 ns clock */ 276 277 #define CONFIG_REG (0x200 >> 4) /* IDE access timing register */ 278 279 void 280 wdc_obio_select(chp, drive) 281 struct ata_channel *chp; 282 int drive; 283 { 284 struct wdc_obio_softc *sc = (struct wdc_obio_softc *)chp->ch_atac; 285 struct wdc_regs *wdr = CHAN_TO_WDC_REGS(chp); 286 287 bus_space_write_4(wdr->cmd_iot, wdr->cmd_baseioh, 288 CONFIG_REG, sc->sc_dmaconf[drive]); 289 } 290 291 void 292 adjust_timing(chp) 293 struct ata_channel *chp; 294 { 295 struct wdc_obio_softc *sc = (struct wdc_obio_softc *)chp->ch_atac; 296 int drive; 297 int min_cycle = 0, min_active = 0; 298 int cycle_tick = 0, act_tick = 0, inact_tick = 0, half_tick; 299 300 for (drive = 0; drive < 2; drive++) { 301 u_int conf = 0; 302 struct ata_drive_datas *drvp; 303 304 drvp = &chp->ch_drive[drive]; 305 /* set up pio mode timings */ 306 if (drvp->drive_flags & DRIVE) { 307 int piomode = drvp->PIO_mode; 308 min_cycle = pio_timing[piomode].cycle; 309 min_active = pio_timing[piomode].active; 310 311 cycle_tick = TIME_TO_TICK(min_cycle); 312 act_tick = TIME_TO_TICK(min_active); 313 if (act_tick < PIO_ACT_MIN) 314 act_tick = PIO_ACT_MIN; 315 inact_tick = cycle_tick - act_tick - PIO_REC_OFFSET; 316 if (inact_tick < PIO_REC_MIN) 317 inact_tick = PIO_REC_MIN; 318 /* mask: 0x000007ff */ 319 conf |= (inact_tick << 5) | act_tick; 320 } 321 /* Set up DMA mode timings */ 322 if (drvp->drive_flags & DRIVE_DMA) { 323 int dmamode = drvp->DMA_mode; 324 min_cycle = dma_timing[dmamode].cycle; 325 min_active = dma_timing[dmamode].active; 326 cycle_tick = TIME_TO_TICK(min_cycle); 327 act_tick = TIME_TO_TICK(min_active); 328 inact_tick = cycle_tick - act_tick - DMA_REC_OFFSET; 329 if (inact_tick < DMA_REC_MIN) 330 inact_tick = DMA_REC_MIN; 331 half_tick = 0; /* XXX */ 332 /* mask: 0xfffff800 */ 333 conf |= 334 (half_tick << 21) | 335 (inact_tick << 16) | (act_tick << 11); 336 } 337 #ifdef DEBUG 338 if (conf) { 339 printf("conf[%d] = 0x%x, cyc = %d (%d ns), act = %d (%d ns), inact = %d\n", 340 drive, conf, cycle_tick, min_cycle, act_tick, min_active, inact_tick); 341 } 342 #endif 343 sc->sc_dmaconf[drive] = conf; 344 } 345 sc->sc_wdcdev.select = 0; 346 if (sc->sc_dmaconf[0]) { 347 wdc_obio_select(chp,0); 348 if (sc->sc_dmaconf[1] && 349 (sc->sc_dmaconf[0] != sc->sc_dmaconf[1])) { 350 sc->sc_wdcdev.select = wdc_obio_select; 351 } 352 } else if (sc->sc_dmaconf[1]) { 353 wdc_obio_select(chp,1); 354 } 355 } 356 357 void 358 ata4_adjust_timing(chp) 359 struct ata_channel *chp; 360 { 361 struct wdc_obio_softc *sc = (struct wdc_obio_softc *)chp->ch_atac; 362 int drive; 363 int min_cycle = 0, min_active = 0; 364 int cycle_tick = 0, act_tick = 0, inact_tick = 0; 365 366 for (drive = 0; drive < 2; drive++) { 367 u_int conf = 0; 368 struct ata_drive_datas *drvp; 369 370 drvp = &chp->ch_drive[drive]; 371 /* set up pio mode timings */ 372 373 if (drvp->drive_flags & DRIVE) { 374 int piomode = drvp->PIO_mode; 375 min_cycle = pio_timing[piomode].cycle; 376 min_active = pio_timing[piomode].active; 377 378 cycle_tick = ATA4_TIME_TO_TICK(min_cycle); 379 act_tick = ATA4_TIME_TO_TICK(min_active); 380 inact_tick = cycle_tick - act_tick; 381 /* mask: 0x000003ff */ 382 conf |= (inact_tick << 5) | act_tick; 383 } 384 /* set up dma mode timings */ 385 if (drvp->drive_flags & DRIVE_DMA) { 386 int dmamode = drvp->DMA_mode; 387 min_cycle = dma_timing[dmamode].cycle; 388 min_active = dma_timing[dmamode].active; 389 cycle_tick = ATA4_TIME_TO_TICK(min_cycle); 390 act_tick = ATA4_TIME_TO_TICK(min_active); 391 inact_tick = cycle_tick - act_tick; 392 /* mask: 0x001ffc00 */ 393 conf |= (act_tick << 10) | (inact_tick << 15); 394 } 395 /* set up udma mode timings */ 396 if (drvp->drive_flags & DRIVE_UDMA) { 397 int udmamode = drvp->UDMA_mode; 398 min_cycle = udma_timing[udmamode].cycle; 399 min_active = udma_timing[udmamode].active; 400 act_tick = ATA4_TIME_TO_TICK(min_active); 401 cycle_tick = ATA4_TIME_TO_TICK(min_cycle); 402 /* mask: 0x1ff00000 */ 403 conf |= (cycle_tick << 21) | (act_tick << 25) | 0x100000; 404 } 405 #ifdef DEBUG 406 if (conf) { 407 printf("ata4 conf[%d] = 0x%x, cyc = %d (%d ns), act = %d (%d ns), inact = %d\n", 408 drive, conf, cycle_tick, min_cycle, act_tick, min_active, inact_tick); 409 } 410 #endif 411 sc->sc_dmaconf[drive] = conf; 412 } 413 sc->sc_wdcdev.select = 0; 414 if (sc->sc_dmaconf[0]) { 415 wdc_obio_select(chp,0); 416 if (sc->sc_dmaconf[1] && 417 (sc->sc_dmaconf[0] != sc->sc_dmaconf[1])) { 418 sc->sc_wdcdev.select = wdc_obio_select; 419 } 420 } else if (sc->sc_dmaconf[1]) { 421 wdc_obio_select(chp,1); 422 } 423 } 424 425 int 426 wdc_obio_detach(self, flags) 427 struct device *self; 428 int flags; 429 { 430 struct wdc_obio_softc *sc = (void *)self; 431 int error; 432 433 if ((error = wdcdetach(self, flags)) != 0) 434 return error; 435 436 intr_disestablish(sc->sc_ih); 437 438 /* Unmap our i/o space. */ 439 bus_space_unmap(sc->sc_wdcdev.regs->cmd_iot, 440 sc->sc_wdcdev.regs->cmd_ioh, WDC_REG_NPORTS); 441 442 /* Unmap DMA registers. */ 443 /* XXX unmapiodev(sc->sc_dmareg); */ 444 /* XXX free(sc->sc_dmacmd); */ 445 446 return 0; 447 } 448 449 int 450 wdc_obio_dma_init(v, channel, drive, databuf, datalen, flags) 451 void *v; 452 void *databuf; 453 size_t datalen; 454 int flags; 455 { 456 struct wdc_obio_softc *sc = v; 457 vaddr_t va = (vaddr_t)databuf; 458 dbdma_command_t *cmdp; 459 u_int cmd, offset; 460 int read = flags & WDC_DMA_READ; 461 462 cmdp = sc->sc_dmacmd; 463 cmd = read ? DBDMA_CMD_IN_MORE : DBDMA_CMD_OUT_MORE; 464 465 offset = va & PGOFSET; 466 467 /* if va is not page-aligned, setup the first page */ 468 if (offset != 0) { 469 int rest = PAGE_SIZE - offset; /* the rest of the page */ 470 471 if (datalen > rest) { /* if continues to next page */ 472 DBDMA_BUILD(cmdp, cmd, 0, rest, vtophys(va), 473 DBDMA_INT_NEVER, DBDMA_WAIT_NEVER, 474 DBDMA_BRANCH_NEVER); 475 datalen -= rest; 476 va += rest; 477 cmdp++; 478 } 479 } 480 481 /* now va is page-aligned */ 482 while (datalen > PAGE_SIZE) { 483 DBDMA_BUILD(cmdp, cmd, 0, PAGE_SIZE, vtophys(va), 484 DBDMA_INT_NEVER, DBDMA_WAIT_NEVER, DBDMA_BRANCH_NEVER); 485 datalen -= PAGE_SIZE; 486 va += PAGE_SIZE; 487 cmdp++; 488 } 489 490 /* the last page (datalen <= PAGE_SIZE here) */ 491 cmd = read ? DBDMA_CMD_IN_LAST : DBDMA_CMD_OUT_LAST; 492 DBDMA_BUILD(cmdp, cmd, 0, datalen, vtophys(va), 493 DBDMA_INT_NEVER, DBDMA_WAIT_NEVER, DBDMA_BRANCH_NEVER); 494 cmdp++; 495 496 DBDMA_BUILD(cmdp, DBDMA_CMD_STOP, 0, 0, 0, 497 DBDMA_INT_NEVER, DBDMA_WAIT_NEVER, DBDMA_BRANCH_NEVER); 498 499 return 0; 500 } 501 502 void 503 wdc_obio_dma_start(v, channel, drive) 504 void *v; 505 int channel, drive; 506 { 507 struct wdc_obio_softc *sc = v; 508 509 dbdma_start(sc->sc_dmareg, sc->sc_dmacmd); 510 } 511 512 int 513 wdc_obio_dma_finish(v, channel, drive, read) 514 void *v; 515 int channel, drive; 516 int read; 517 { 518 struct wdc_obio_softc *sc = v; 519 520 dbdma_stop(sc->sc_dmareg); 521 return 0; 522 } 523
Indexes created Mon Sep 29 21:09:56 GMT 2025