Home | History | Annotate | Line # | Download | only in newsmips
news5000.c revision 1.10
      1  1.10  tsutsui /*	$NetBSD: news5000.c,v 1.10 2003/05/10 10:20:00 tsutsui Exp $	*/
      2   1.1   tsubai 
      3   1.1   tsubai /*-
      4   1.1   tsubai  * Copyright (C) 1999 SHIMIZU Ryo.  All rights reserved.
      5   1.1   tsubai  *
      6   1.1   tsubai  * Redistribution and use in source and binary forms, with or without
      7   1.1   tsubai  * modification, are permitted provided that the following conditions
      8   1.1   tsubai  * are met:
      9   1.1   tsubai  * 1. Redistributions of source code must retain the above copyright
     10   1.1   tsubai  *    notice, this list of conditions and the following disclaimer.
     11   1.1   tsubai  * 2. Redistributions in binary form must reproduce the above copyright
     12   1.1   tsubai  *    notice, this list of conditions and the following disclaimer in the
     13   1.1   tsubai  *    documentation and/or other materials provided with the distribution.
     14   1.1   tsubai  * 3. The name of the author may not be used to endorse or promote products
     15   1.1   tsubai  *    derived from this software without specific prior written permission.
     16   1.1   tsubai  *
     17   1.1   tsubai  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     18   1.1   tsubai  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     19   1.1   tsubai  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     20   1.1   tsubai  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     21   1.1   tsubai  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     22   1.1   tsubai  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     23   1.1   tsubai  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     24   1.1   tsubai  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     25   1.1   tsubai  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
     26   1.1   tsubai  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     27   1.1   tsubai  */
     28   1.1   tsubai 
     29   1.1   tsubai #include <sys/param.h>
     30   1.1   tsubai #include <sys/systm.h>
     31   1.1   tsubai #include <sys/kernel.h>
     32   1.1   tsubai 
     33   1.1   tsubai #include <machine/adrsmap.h>
     34   1.1   tsubai #include <machine/cpu.h>
     35   1.1   tsubai #include <machine/intr.h>
     36   1.1   tsubai 
     37   1.1   tsubai #include <newsmips/apbus/apbusvar.h>
     38   1.1   tsubai #include <newsmips/newsmips/machid.h>
     39   1.1   tsubai 
     40   1.7     matt extern void (*readmicrotime) (struct timeval *tvp);
     41   1.6     onoe 
     42   1.9  tsutsui static void news5000_level1_intr(void);
     43   1.9  tsutsui static void news5000_level0_intr(void);
     44   1.7     matt 
     45   1.9  tsutsui static void news5000_enable_intr(void);
     46   1.9  tsutsui static void news5000_disable_intr(void);
     47   1.9  tsutsui static void news5000_readmicrotime(struct timeval *);
     48   1.9  tsutsui static void news5000_readidrom(u_char *);
     49   1.1   tsubai 
     50   1.6     onoe static u_int freerun_off;
     51   1.6     onoe 
     52   1.1   tsubai /*
     53   1.1   tsubai  * Handle news5000 interrupts.
     54   1.1   tsubai  */
     55   1.4   tsubai void
     56   1.4   tsubai news5000_intr(status, cause, pc, ipending)
     57   1.2   tsubai 	u_int status;	/* status register at time of the exception */
     58   1.2   tsubai 	u_int cause;	/* cause register at time of exception */
     59   1.4   tsubai 	u_int pc;	/* program counter where to continue */
     60   1.4   tsubai 	u_int ipending;
     61   1.1   tsubai {
     62   1.4   tsubai 	if (ipending & MIPS_INT_MASK_2) {
     63   1.2   tsubai #ifdef DEBUG
     64   1.2   tsubai 		static int l2cnt = 0;
     65   1.2   tsubai #endif
     66   1.2   tsubai 		u_int int2stat;
     67   1.2   tsubai 		struct clockframe cf;
     68   1.2   tsubai 
     69   1.2   tsubai 		int2stat = *(volatile u_int *)NEWS5000_INTST2;
     70   1.2   tsubai 
     71   1.2   tsubai #ifdef DEBUG
     72   1.2   tsubai 		l2cnt++;
     73   1.2   tsubai 		if (l2cnt == 50) {
     74   1.2   tsubai 			*(volatile u_int *)NEWS5000_LED_SEC = 1;
     75   1.2   tsubai 		}
     76   1.2   tsubai 		if (l2cnt == 100) {
     77   1.2   tsubai 			*(volatile u_int *)NEWS5000_LED_SEC = 0;
     78   1.2   tsubai 			l2cnt = 0;
     79   1.2   tsubai 		}
     80   1.2   tsubai #endif
     81   1.2   tsubai 
     82   1.2   tsubai 		if (int2stat & NEWS5000_INT2_TIMER0) {
     83   1.2   tsubai 			*(volatile u_int *)NEWS5000_TIMER0 = 1;
     84   1.6     onoe 			freerun_off = *(volatile u_int *)NEWS5000_FREERUN;
     85   1.2   tsubai 
     86   1.2   tsubai 			cf.pc = pc;
     87   1.2   tsubai 			cf.sr = status;
     88   1.2   tsubai 
     89   1.2   tsubai 			hardclock(&cf);
     90   1.2   tsubai 			intrcnt[HARDCLOCK_INTR]++;
     91   1.2   tsubai 		}
     92   1.2   tsubai 
     93   1.1   tsubai 		apbus_wbflush();
     94   1.2   tsubai 		cause &= ~MIPS_INT_MASK_2;
     95   1.1   tsubai 	}
     96   1.1   tsubai 	/* If clock interrupts were enabled, re-enable them ASAP. */
     97   1.4   tsubai 	_splset(MIPS_SR_INT_IE | (status & MIPS_INT_MASK_2));
     98   1.1   tsubai 
     99   1.4   tsubai 	if (ipending & MIPS_INT_MASK_5) {
    100   1.2   tsubai 		u_int int5stat = *(volatile u_int *)NEWS5000_INTST5;
    101   1.2   tsubai 		printf("level5 interrupt (%08x)\n", int5stat);
    102   1.2   tsubai 
    103   1.1   tsubai 		apbus_wbflush();
    104   1.2   tsubai 		cause &= ~MIPS_INT_MASK_5;
    105   1.1   tsubai 	}
    106   1.1   tsubai 
    107   1.4   tsubai 	if (ipending & MIPS_INT_MASK_4) {
    108   1.2   tsubai 		u_int int4stat = *(volatile u_int *)NEWS5000_INTST4;
    109   1.2   tsubai 		printf("level4 interrupt (%08x)\n", int4stat);
    110   1.6     onoe 		if (int4stat & NEWS5000_INT4_APBUS) {
    111   1.6     onoe 			u_int stat = *(volatile u_int *)NEWS5000_APBUS_INTST;
    112   1.6     onoe 			printf("APbus error 0x%04x\n", stat & 0xffff);
    113   1.6     onoe 			if (stat & NEWS5000_APBUS_INT_DMAADDR) {
    114   1.9  tsutsui 				printf("DMA Address Error: "
    115   1.9  tsutsui 				    "slot=%x, addr=0x%08x\n",
    116   1.6     onoe 				    *(volatile u_int *)NEWS5000_APBUS_DER_S,
    117   1.6     onoe 				    *(volatile u_int *)NEWS5000_APBUS_DER_A);
    118   1.6     onoe 			}
    119   1.6     onoe 			if (stat & NEWS5000_APBUS_INT_RDTIMEO)
    120   1.6     onoe 				printf("IO Read Timeout: addr=0x%08x\n",
    121   1.6     onoe 				    *(volatile u_int *)NEWS5000_APBUS_BER_A);
    122   1.6     onoe 			if (stat & NEWS5000_APBUS_INT_WRTIMEO)
    123   1.6     onoe 				printf("IO Write Timeout: addr=0x%08x\n",
    124   1.6     onoe 				    *(volatile u_int *)NEWS5000_APBUS_BER_A);
    125   1.6     onoe 			*(volatile u_int *)0xb4c00014 = stat;
    126   1.6     onoe 		}
    127   1.2   tsubai 
    128   1.1   tsubai 		apbus_wbflush();
    129   1.2   tsubai 		cause &= ~MIPS_INT_MASK_4;
    130   1.1   tsubai 	}
    131   1.1   tsubai 
    132   1.4   tsubai 	if (ipending & MIPS_INT_MASK_3) {
    133   1.2   tsubai 		u_int int3stat = *(volatile u_int *)NEWS5000_INTST3;
    134   1.2   tsubai 		printf("level3 interrupt (%08x)\n", int3stat);
    135   1.2   tsubai 
    136   1.1   tsubai 		apbus_wbflush();
    137   1.2   tsubai 		cause &= ~MIPS_INT_MASK_3;
    138   1.1   tsubai 	}
    139   1.1   tsubai 
    140   1.4   tsubai 	if (ipending & MIPS_INT_MASK_1) {
    141   1.9  tsutsui 		news5000_level1_intr();
    142   1.1   tsubai 		apbus_wbflush();
    143   1.2   tsubai 		cause &= ~MIPS_INT_MASK_1;
    144   1.1   tsubai 	}
    145   1.1   tsubai 
    146   1.4   tsubai 	if (ipending & MIPS_INT_MASK_0) {
    147   1.9  tsutsui 		news5000_level0_intr();
    148   1.1   tsubai 		apbus_wbflush();
    149   1.2   tsubai 		cause &= ~MIPS_INT_MASK_0;
    150   1.1   tsubai 	}
    151   1.1   tsubai 
    152   1.4   tsubai 	_splset((status & ~cause & MIPS_HARD_INT_MASK) | MIPS_SR_INT_IE);
    153   1.1   tsubai }
    154   1.1   tsubai 
    155   1.1   tsubai 
    156   1.7     matt static void
    157   1.9  tsutsui news5000_level1_intr(void)
    158   1.1   tsubai {
    159   1.2   tsubai 	u_int int1stat;
    160   1.1   tsubai 
    161   1.2   tsubai 	int1stat = *(volatile u_int *)NEWS5000_INTST1;
    162   1.1   tsubai 
    163   1.1   tsubai 	if (int1stat) {
    164  1.10  tsutsui 		if (apbus_intr_dispatch(1, int1stat) == 0)
    165   1.3   tsubai 			printf("level1_intr: no handler (mask 0x%04x)\n",
    166   1.2   tsubai 			       int1stat);
    167   1.2   tsubai 	} else
    168   1.1   tsubai 		printf("level1 stray interrupt?\n");
    169   1.1   tsubai }
    170   1.1   tsubai 
    171   1.7     matt static void
    172   1.9  tsutsui news5000_level0_intr(void)
    173   1.1   tsubai {
    174   1.2   tsubai 	u_int int0stat;
    175   1.1   tsubai 
    176   1.2   tsubai 	int0stat = *(volatile u_int *)NEWS5000_INTST0;
    177   1.1   tsubai 
    178   1.1   tsubai 	if (int0stat) {
    179  1.10  tsutsui 		if (apbus_intr_dispatch(0, int0stat) == 0)
    180   1.2   tsubai 			printf("level0_intr: no handler (mask 0x%04x)\n",
    181   1.2   tsubai 			       int0stat);
    182   1.2   tsubai 	} else
    183   1.1   tsubai 		printf("level0 stray interrupt?\n");
    184   1.1   tsubai }
    185   1.1   tsubai 
    186   1.7     matt static void
    187   1.9  tsutsui news5000_enable_intr(void)
    188   1.1   tsubai {
    189   1.2   tsubai 
    190   1.6     onoe 	/* INT0 and INT1 has been enabled at attach */
    191   1.6     onoe 	/* INT2 -- It's not a time to enable timer yet. */
    192   1.6     onoe 	/* INT3 -- not used for NWS-5000 */
    193   1.2   tsubai 
    194   1.6     onoe 	*(volatile u_int *)NEWS5000_INTEN4 = NEWS5000_INT4_APBUS;
    195   1.6     onoe 	*(volatile u_int *)NEWS5000_APBUS_INTMSK = 0xffff;
    196   1.2   tsubai 
    197   1.6     onoe 	/* INT5 -- currently ignored */
    198   1.2   tsubai 	*(volatile u_int *)NEWS5000_INTEN5 = 0;
    199   1.1   tsubai }
    200   1.1   tsubai 
    201   1.7     matt static void
    202   1.9  tsutsui news5000_disable_intr(void)
    203   1.1   tsubai {
    204   1.9  tsutsui 
    205   1.2   tsubai 	*(volatile u_int *)NEWS5000_INTEN0 = 0;
    206   1.2   tsubai 	*(volatile u_int *)NEWS5000_INTEN1 = 0;
    207   1.2   tsubai 	*(volatile u_int *)NEWS5000_INTEN2 = 0;
    208   1.2   tsubai 	*(volatile u_int *)NEWS5000_INTEN3 = 0;
    209   1.2   tsubai 	*(volatile u_int *)NEWS5000_INTEN4 = 0;
    210   1.2   tsubai 	*(volatile u_int *)NEWS5000_INTEN5 = 0;
    211   1.1   tsubai }
    212   1.1   tsubai 
    213   1.7     matt static void
    214   1.9  tsutsui news5000_readmicrotime(tvp)
    215   1.6     onoe 	struct timeval *tvp;
    216   1.6     onoe {
    217   1.6     onoe 	u_int freerun;
    218   1.6     onoe 
    219   1.6     onoe 	*tvp = time;
    220   1.6     onoe 	freerun = *(volatile u_int *)NEWS5000_FREERUN;
    221   1.6     onoe 	freerun -= freerun_off;
    222   1.6     onoe 	if (freerun > 1000000)
    223   1.6     onoe 		freerun = 1000000;
    224   1.6     onoe 	tvp->tv_usec += freerun;
    225   1.6     onoe 	if (tvp->tv_usec >= 1000000) {
    226   1.6     onoe 		tvp->tv_usec -= 1000000;
    227   1.6     onoe 		tvp->tv_sec++;
    228   1.6     onoe 	}
    229   1.6     onoe }
    230   1.6     onoe 
    231   1.7     matt static void
    232   1.9  tsutsui news5000_readidrom(rom)
    233   1.1   tsubai 	u_char *rom;
    234   1.1   tsubai {
    235   1.1   tsubai 	u_int32_t *p = (void *)NEWS5000_IDROM;
    236   1.1   tsubai 	int i;
    237   1.1   tsubai 
    238   1.1   tsubai 	for (i = 0; i < sizeof (struct idrom); i++, p += 2)
    239   1.1   tsubai 		*rom++ = ((*p & 0x0f) << 4) + (*(p + 1) & 0x0f);
    240   1.1   tsubai }
    241   1.1   tsubai 
    242   1.1   tsubai extern struct idrom idrom;
    243   1.1   tsubai 
    244   1.1   tsubai void
    245   1.7     matt news5000_init(void)
    246   1.1   tsubai {
    247   1.1   tsubai 
    248   1.9  tsutsui 	enable_intr = news5000_enable_intr;
    249   1.9  tsutsui 	disable_intr = news5000_disable_intr;
    250   1.9  tsutsui 
    251   1.9  tsutsui 	news5000_readidrom((u_char *)&idrom);
    252   1.9  tsutsui 	readmicrotime = news5000_readmicrotime;
    253   1.5   tsubai 	hostid = idrom.id_serial;
    254   1.8  tsutsui 
    255   1.8  tsutsui 	/* XXX reset uPD72067 FDC to avoid spurious interrupts */
    256   1.8  tsutsui #define NEWS5000_FDC_FDOUT 0xbed20000
    257   1.8  tsutsui #define FDO_FRST 0x04
    258   1.8  tsutsui 	*(volatile u_int8_t *)NEWS5000_FDC_FDOUT = FDO_FRST;
    259   1.1   tsubai }
    260