Home | History | Annotate | Line # | Download | only in dev
mb8795.c revision 1.20.2.2
      1  1.20.2.2   nathanw /*	$NetBSD: mb8795.c,v 1.20.2.2 2001/06/21 19:30:16 nathanw Exp $	*/
      2       1.1       dbj /*
      3       1.1       dbj  * Copyright (c) 1998 Darrin B. Jewell
      4       1.1       dbj  * All rights reserved.
      5       1.1       dbj  *
      6       1.1       dbj  * Redistribution and use in source and binary forms, with or without
      7       1.1       dbj  * modification, are permitted provided that the following conditions
      8       1.1       dbj  * are met:
      9       1.1       dbj  * 1. Redistributions of source code must retain the above copyright
     10       1.1       dbj  *    notice, this list of conditions and the following disclaimer.
     11       1.1       dbj  * 2. Redistributions in binary form must reproduce the above copyright
     12       1.1       dbj  *    notice, this list of conditions and the following disclaimer in the
     13       1.1       dbj  *    documentation and/or other materials provided with the distribution.
     14       1.1       dbj  * 3. All advertising materials mentioning features or use of this software
     15       1.1       dbj  *    must display the following acknowledgement:
     16       1.1       dbj  *      This product includes software developed by Darrin B. Jewell
     17       1.1       dbj  * 4. The name of the author may not be used to endorse or promote products
     18       1.1       dbj  *    derived from this software without specific prior written permission
     19       1.1       dbj  *
     20       1.1       dbj  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     21       1.1       dbj  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     22       1.1       dbj  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     23       1.1       dbj  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     24       1.1       dbj  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     25       1.1       dbj  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     26       1.1       dbj  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     27       1.1       dbj  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     28       1.1       dbj  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
     29       1.1       dbj  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     30       1.1       dbj  */
     31       1.1       dbj 
     32       1.2  jonathan #include "opt_inet.h"
     33       1.3  jonathan #include "opt_ccitt.h"
     34       1.4  jonathan #include "opt_llc.h"
     35       1.5  jonathan #include "opt_ns.h"
     36       1.1       dbj #include "bpfilter.h"
     37       1.1       dbj #include "rnd.h"
     38       1.1       dbj 
     39       1.1       dbj #include <sys/param.h>
     40       1.1       dbj #include <sys/systm.h>
     41       1.1       dbj #include <sys/mbuf.h>
     42       1.1       dbj #include <sys/syslog.h>
     43       1.1       dbj #include <sys/socket.h>
     44       1.1       dbj #include <sys/device.h>
     45       1.1       dbj #include <sys/malloc.h>
     46       1.1       dbj #include <sys/ioctl.h>
     47       1.1       dbj #include <sys/errno.h>
     48       1.1       dbj #if NRND > 0
     49       1.1       dbj #include <sys/rnd.h>
     50       1.1       dbj #endif
     51       1.1       dbj 
     52       1.1       dbj #include <net/if.h>
     53       1.1       dbj #include <net/if_dl.h>
     54       1.1       dbj #include <net/if_ether.h>
     55       1.1       dbj 
     56       1.1       dbj #if 0
     57       1.1       dbj #include <net/if_media.h>
     58       1.1       dbj #endif
     59       1.1       dbj 
     60       1.1       dbj #ifdef INET
     61       1.1       dbj #include <netinet/in.h>
     62       1.1       dbj #include <netinet/if_inarp.h>
     63       1.1       dbj #include <netinet/in_systm.h>
     64       1.1       dbj #include <netinet/in_var.h>
     65       1.1       dbj #include <netinet/ip.h>
     66       1.1       dbj #endif
     67       1.1       dbj 
     68       1.1       dbj #ifdef NS
     69       1.1       dbj #include <netns/ns.h>
     70       1.1       dbj #include <netns/ns_if.h>
     71       1.1       dbj #endif
     72       1.1       dbj 
     73       1.1       dbj #if defined(CCITT) && defined(LLC)
     74       1.1       dbj #include <sys/socketvar.h>
     75       1.1       dbj #include <netccitt/x25.h>
     76       1.1       dbj #include <netccitt/pk.h>
     77       1.1       dbj #include <netccitt/pk_var.h>
     78       1.1       dbj #include <netccitt/pk_extern.h>
     79       1.1       dbj #endif
     80       1.1       dbj 
     81       1.1       dbj #if NBPFILTER > 0
     82       1.1       dbj #include <net/bpf.h>
     83       1.1       dbj #include <net/bpfdesc.h>
     84       1.1       dbj #endif
     85       1.1       dbj 
     86       1.1       dbj #include <machine/cpu.h>
     87       1.1       dbj #include <machine/bus.h>
     88       1.1       dbj #include <machine/intr.h>
     89       1.1       dbj 
     90       1.1       dbj /* @@@ this is here for the REALIGN_DMABUF hack below */
     91       1.1       dbj #include "nextdmareg.h"
     92       1.1       dbj #include "nextdmavar.h"
     93       1.1       dbj 
     94       1.1       dbj #include "mb8795reg.h"
     95       1.1       dbj #include "mb8795var.h"
     96       1.1       dbj 
     97      1.17       dbj #if 1
     98       1.1       dbj #define XE_DEBUG
     99       1.1       dbj #endif
    100       1.1       dbj 
    101       1.1       dbj #ifdef XE_DEBUG
    102      1.17       dbj int xe_debug = 0;
    103      1.17       dbj #define DPRINTF(x) if (xe_debug) printf x;
    104       1.1       dbj #else
    105       1.1       dbj #define DPRINTF(x)
    106       1.1       dbj #endif
    107       1.1       dbj 
    108       1.1       dbj 
    109       1.1       dbj /*
    110       1.1       dbj  * Support for
    111       1.1       dbj  * Fujitsu Ethernet Data Link Controller (MB8795)
    112       1.1       dbj  * and the Fujitsu Manchester Encoder/Decoder (MB502).
    113       1.1       dbj  */
    114       1.1       dbj 
    115       1.1       dbj void mb8795_shutdown __P((void *));
    116       1.1       dbj 
    117       1.1       dbj struct mbuf * mb8795_rxdmamap_load __P((struct mb8795_softc *,
    118       1.1       dbj 		bus_dmamap_t map));
    119       1.1       dbj 
    120       1.1       dbj bus_dmamap_t mb8795_rxdma_continue __P((void *));
    121       1.1       dbj void mb8795_rxdma_completed __P((bus_dmamap_t,void *));
    122       1.1       dbj bus_dmamap_t mb8795_txdma_continue __P((void *));
    123       1.1       dbj void mb8795_txdma_completed __P((bus_dmamap_t,void *));
    124       1.1       dbj void mb8795_rxdma_shutdown __P((void *));
    125       1.1       dbj void mb8795_txdma_shutdown __P((void *));
    126       1.1       dbj bus_dmamap_t mb8795_txdma_restart __P((bus_dmamap_t,void *));
    127       1.1       dbj 
    128       1.1       dbj void
    129       1.1       dbj mb8795_config(sc)
    130       1.1       dbj      struct mb8795_softc *sc;
    131       1.1       dbj {
    132       1.1       dbj   struct ifnet *ifp = &sc->sc_ethercom.ec_if;
    133       1.1       dbj 
    134       1.1       dbj 	DPRINTF(("%s: mb8795_config()\n",sc->sc_dev.dv_xname));
    135       1.1       dbj 
    136       1.1       dbj   /* Initialize ifnet structure. */
    137       1.1       dbj   bcopy(sc->sc_dev.dv_xname, ifp->if_xname, IFNAMSIZ);
    138       1.1       dbj   ifp->if_softc = sc;
    139       1.1       dbj   ifp->if_start = mb8795_start;
    140       1.1       dbj   ifp->if_ioctl = mb8795_ioctl;
    141       1.1       dbj   ifp->if_watchdog = mb8795_watchdog;
    142       1.1       dbj   ifp->if_flags =
    143       1.1       dbj     IFF_BROADCAST | IFF_NOTRAILERS;
    144       1.1       dbj 
    145       1.1       dbj   /* Attach the interface. */
    146       1.1       dbj   if_attach(ifp);
    147       1.1       dbj   ether_ifattach(ifp, sc->sc_enaddr);
    148       1.1       dbj 
    149       1.1       dbj   sc->sc_sh = shutdownhook_establish(mb8795_shutdown, sc);
    150       1.1       dbj   if (sc->sc_sh == NULL)
    151       1.1       dbj     panic("mb8795_config: can't establish shutdownhook");
    152       1.1       dbj 
    153       1.1       dbj #if NRND > 0
    154       1.1       dbj   rnd_attach_source(&sc->rnd_source, sc->sc_dev.dv_xname,
    155      1.10  explorer                     RND_TYPE_NET, 0);
    156       1.1       dbj #endif
    157       1.1       dbj 
    158       1.1       dbj   /* Initialize the dma maps */
    159       1.1       dbj   {
    160       1.1       dbj     int error;
    161       1.1       dbj     if ((error = bus_dmamap_create(sc->sc_tx_dmat, MCLBYTES,
    162       1.1       dbj 		    (MCLBYTES/MSIZE), MCLBYTES, 0, BUS_DMA_ALLOCNOW,
    163       1.1       dbj 				&sc->sc_tx_dmamap)) != 0) {
    164       1.1       dbj       panic("%s: can't create tx DMA map, error = %d\n",
    165       1.1       dbj 					sc->sc_dev.dv_xname, error);
    166       1.1       dbj     }
    167       1.1       dbj 		{
    168       1.1       dbj 			int i;
    169       1.1       dbj 			for(i=0;i<MB8795_NRXBUFS;i++) {
    170       1.1       dbj 				if ((error = bus_dmamap_create(sc->sc_rx_dmat, MCLBYTES,
    171       1.1       dbj 						(MCLBYTES/MSIZE), MCLBYTES, 0, BUS_DMA_ALLOCNOW,
    172       1.1       dbj 						&sc->sc_rx_dmamap[i])) != 0) {
    173       1.1       dbj 					panic("%s: can't create rx DMA map, error = %d\n",
    174       1.1       dbj 							sc->sc_dev.dv_xname, error);
    175       1.1       dbj 				}
    176       1.1       dbj 				sc->sc_rx_mb_head[i] = NULL;
    177       1.1       dbj 			}
    178       1.1       dbj 			sc->sc_rx_loaded_idx = 0;
    179       1.1       dbj 			sc->sc_rx_completed_idx = 0;
    180       1.1       dbj 			sc->sc_rx_handled_idx = 0;
    181       1.1       dbj     }
    182       1.1       dbj   }
    183       1.1       dbj 
    184       1.1       dbj 	/* @@@ more next hacks
    185       1.1       dbj 	 * the  2000 covers at least a 1500 mtu + headers
    186       1.9       dbj 	 * + DMA_BEGINALIGNMENT+ DMA_ENDALIGNMENT
    187       1.1       dbj 	 */
    188       1.1       dbj 	sc->sc_txbuf = malloc(2000, M_DEVBUF, M_NOWAIT);
    189       1.1       dbj 	if (!sc->sc_txbuf) panic("%s: can't malloc tx DMA buffer",
    190       1.1       dbj 			sc->sc_dev.dv_xname);
    191       1.1       dbj 
    192       1.1       dbj 	sc->sc_tx_mb_head = NULL;
    193       1.1       dbj 	sc->sc_tx_loaded = 0;
    194       1.1       dbj 
    195       1.1       dbj 	sc->sc_tx_nd->nd_shutdown_cb = mb8795_txdma_shutdown;
    196       1.1       dbj 	sc->sc_tx_nd->nd_continue_cb = mb8795_txdma_continue;
    197       1.1       dbj 	sc->sc_tx_nd->nd_completed_cb = mb8795_txdma_completed;
    198       1.1       dbj 	sc->sc_tx_nd->nd_cb_arg = sc;
    199       1.1       dbj 
    200       1.1       dbj 	sc->sc_rx_nd->nd_shutdown_cb = mb8795_rxdma_shutdown;
    201       1.1       dbj 	sc->sc_rx_nd->nd_continue_cb = mb8795_rxdma_continue;
    202       1.1       dbj 	sc->sc_rx_nd->nd_completed_cb = mb8795_rxdma_completed;
    203       1.1       dbj 	sc->sc_rx_nd->nd_cb_arg = sc;
    204       1.1       dbj 
    205       1.1       dbj 	DPRINTF(("%s: leaving mb8795_config()\n",sc->sc_dev.dv_xname));
    206       1.1       dbj }
    207       1.1       dbj 
    208       1.1       dbj 
    209       1.1       dbj /****************************************************************/
    210  1.20.2.1   nathanw #ifdef XE_DEBUG
    211       1.1       dbj #define XCHR(x) "0123456789abcdef"[(x) & 0xf]
    212       1.1       dbj static void
    213  1.20.2.1   nathanw xe_hex_dump(unsigned char *pkt, size_t len)
    214       1.1       dbj {
    215       1.1       dbj 	size_t i, j;
    216       1.1       dbj 
    217  1.20.2.1   nathanw 	printf("00000000  ");
    218       1.1       dbj 	for(i=0; i<len; i++) {
    219       1.1       dbj 		printf("%c%c ", XCHR(pkt[i]>>4), XCHR(pkt[i]));
    220  1.20.2.1   nathanw 		if ((i+1) % 16 == 8) {
    221  1.20.2.1   nathanw 			printf(" ");
    222  1.20.2.1   nathanw 		}
    223       1.1       dbj 		if ((i+1) % 16 == 0) {
    224  1.20.2.1   nathanw 			printf(" %c", '|');
    225  1.20.2.1   nathanw 			for(j=0; j<16; j++) {
    226       1.1       dbj 				printf("%c", pkt[i-15+j]>=32 && pkt[i-15+j]<127?pkt[i-15+j]:'.');
    227  1.20.2.1   nathanw 			}
    228  1.20.2.1   nathanw 			printf("%c\n%c%c%c%c%c%c%c%c  ", '|',
    229  1.20.2.1   nathanw 					XCHR((i+1)>>28),XCHR((i+1)>>24),XCHR((i+1)>>20),XCHR((i+1)>>16),
    230  1.20.2.1   nathanw 					XCHR((i+1)>>12), XCHR((i+1)>>8), XCHR((i+1)>>4), XCHR(i+1));
    231       1.1       dbj 		}
    232       1.1       dbj 	}
    233       1.1       dbj 	printf("\n");
    234       1.1       dbj }
    235  1.20.2.1   nathanw #undef XCHR
    236       1.7       dbj #endif
    237       1.1       dbj 
    238       1.1       dbj /*
    239       1.1       dbj  * Controller receive interrupt.
    240       1.1       dbj  */
    241       1.1       dbj void
    242       1.1       dbj mb8795_rint(sc)
    243       1.1       dbj      struct mb8795_softc *sc;
    244       1.1       dbj {
    245       1.1       dbj 	struct ifnet *ifp = &sc->sc_ethercom.ec_if;
    246       1.1       dbj 	int error = 0;
    247       1.1       dbj 	u_char rxstat;
    248       1.1       dbj 	u_char rxmask;
    249       1.1       dbj 
    250       1.1       dbj 	rxstat = bus_space_read_1(sc->sc_bst,sc->sc_bsh, XE_RXSTAT);
    251       1.1       dbj 	rxmask = bus_space_read_1(sc->sc_bst,sc->sc_bsh, XE_RXMASK);
    252       1.1       dbj 
    253       1.1       dbj 	bus_space_write_1(sc->sc_bst,sc->sc_bsh, XE_RXSTAT, XE_RXSTAT_CLEAR);
    254       1.1       dbj 
    255       1.1       dbj 	if (rxstat & XE_RXSTAT_RESET) {
    256       1.1       dbj 		DPRINTF(("%s: rx reset packet\n",
    257       1.1       dbj 				sc->sc_dev.dv_xname));
    258       1.1       dbj 		error++;
    259       1.1       dbj 	}
    260       1.1       dbj 	if (rxstat & XE_RXSTAT_SHORT) {
    261       1.1       dbj 		DPRINTF(("%s: rx short packet\n",
    262       1.1       dbj 				sc->sc_dev.dv_xname));
    263       1.1       dbj 		error++;
    264       1.1       dbj 	}
    265       1.1       dbj 	if (rxstat & XE_RXSTAT_ALIGNERR) {
    266       1.1       dbj 		DPRINTF(("%s: rx alignment error\n",
    267       1.1       dbj 				sc->sc_dev.dv_xname));
    268  1.20.2.1   nathanw #if 0
    269       1.1       dbj 		error++;
    270  1.20.2.1   nathanw #endif
    271       1.1       dbj 	}
    272       1.1       dbj 	if (rxstat & XE_RXSTAT_CRCERR) {
    273       1.1       dbj 		DPRINTF(("%s: rx CRC error\n",
    274       1.1       dbj 				sc->sc_dev.dv_xname));
    275  1.20.2.1   nathanw #if 0
    276       1.1       dbj 		error++;
    277  1.20.2.1   nathanw #endif
    278       1.1       dbj 	}
    279       1.1       dbj 	if (rxstat & XE_RXSTAT_OVERFLOW) {
    280       1.1       dbj 		DPRINTF(("%s: rx overflow error\n",
    281       1.1       dbj 				sc->sc_dev.dv_xname));
    282  1.20.2.1   nathanw #if 0
    283       1.1       dbj 		error++;
    284  1.20.2.1   nathanw #endif
    285       1.1       dbj 	}
    286       1.1       dbj 
    287       1.1       dbj 	if (error) {
    288       1.1       dbj 		ifp->if_ierrors++;
    289       1.1       dbj 		/* @@@ handle more gracefully, free memory, etc. */
    290       1.1       dbj 	}
    291       1.1       dbj 
    292       1.1       dbj 	if (rxstat & XE_RXSTAT_OK) {
    293       1.1       dbj 		int s;
    294       1.1       dbj 		s = spldma();
    295       1.1       dbj 
    296       1.1       dbj 		while(sc->sc_rx_handled_idx != sc->sc_rx_completed_idx) {
    297       1.1       dbj 			struct mbuf *m;
    298       1.1       dbj 			bus_dmamap_t map;
    299       1.1       dbj 
    300       1.1       dbj 			sc->sc_rx_handled_idx++;
    301       1.1       dbj 			sc->sc_rx_handled_idx %= MB8795_NRXBUFS;
    302       1.1       dbj 
    303       1.1       dbj 			/* Should probably not do this much while interrupts
    304       1.1       dbj 			 * are disabled, but for now we will.
    305       1.1       dbj 			 */
    306       1.1       dbj 
    307       1.1       dbj 			map = sc->sc_rx_dmamap[sc->sc_rx_handled_idx];
    308       1.1       dbj 			m = sc->sc_rx_mb_head[sc->sc_rx_handled_idx];
    309       1.1       dbj 
    310  1.20.2.2   nathanw 			m->m_pkthdr.len = m->m_len = map->dm_xfer_len;
    311  1.20.2.2   nathanw 			m->m_flags |= M_HASFCS;
    312  1.20.2.2   nathanw 			m->m_pkthdr.rcvif = ifp;
    313  1.20.2.2   nathanw 
    314       1.1       dbj 			bus_dmamap_sync(sc->sc_rx_dmat, map,
    315       1.1       dbj 					0, map->dm_mapsize, BUS_DMASYNC_POSTREAD);
    316       1.1       dbj 
    317       1.1       dbj 			bus_dmamap_unload(sc->sc_rx_dmat, map);
    318       1.1       dbj 
    319       1.1       dbj 			/* Install a fresh mbuf for next packet */
    320       1.1       dbj 
    321       1.1       dbj 			sc->sc_rx_mb_head[sc->sc_rx_handled_idx] =
    322       1.1       dbj 					mb8795_rxdmamap_load(sc,map);
    323       1.1       dbj 
    324  1.20.2.2   nathanw 			/* Punt runt packets
    325  1.20.2.2   nathanw 			 * dma restarts create 0 length packets for example
    326  1.20.2.2   nathanw 			 */
    327  1.20.2.2   nathanw 			if (m->m_len < ETHER_MIN_LEN) {
    328  1.20.2.1   nathanw 				m_freem(m);
    329  1.20.2.1   nathanw 				continue;
    330  1.20.2.1   nathanw 			}
    331  1.20.2.1   nathanw 
    332  1.20.2.2   nathanw 			/* Find receive length, keep crc */
    333  1.20.2.2   nathanw 			/* enable dma interrupts while we process the packet */
    334       1.1       dbj 			splx(s);
    335       1.1       dbj 
    336       1.1       dbj #if defined(XE_DEBUG)
    337       1.1       dbj 			/* Peek at the packet */
    338  1.20.2.2   nathanw 			DPRINTF(("%s: received packet, at VA %p-%p,len %d\n",
    339       1.1       dbj 					sc->sc_dev.dv_xname,mtod(m,u_char *),mtod(m,u_char *)+m->m_len,m->m_len));
    340  1.20.2.1   nathanw 			if (xe_debug > 3) {
    341  1.20.2.1   nathanw 				xe_hex_dump(mtod(m,u_char *), m->m_pkthdr.len);
    342  1.20.2.1   nathanw 			} else if (xe_debug > 2) {
    343  1.20.2.1   nathanw 				xe_hex_dump(mtod(m,u_char *), m->m_pkthdr.len < 255 ? m->m_pkthdr.len : 128 );
    344  1.20.2.1   nathanw 			}
    345       1.1       dbj #endif
    346  1.20.2.2   nathanw 
    347  1.20.2.2   nathanw #if NBPFILTER > 0
    348  1.20.2.2   nathanw 			/*
    349  1.20.2.2   nathanw 			 * Pass packet to bpf if there is a listener.
    350  1.20.2.2   nathanw 			 */
    351  1.20.2.2   nathanw 			if (ifp->if_bpf)
    352  1.20.2.2   nathanw 				bpf_mtap(ifp->if_bpf, m);
    353  1.20.2.2   nathanw #endif
    354  1.20.2.2   nathanw 
    355       1.1       dbj 			{
    356       1.1       dbj 				ifp->if_ipackets++;
    357       1.1       dbj 
    358      1.11   thorpej 				/* Pass the packet up. */
    359      1.11   thorpej 				(*ifp->if_input)(ifp, m);
    360       1.1       dbj 			}
    361       1.1       dbj 
    362       1.1       dbj 			s = spldma();
    363       1.1       dbj 
    364       1.1       dbj 		}
    365       1.1       dbj 
    366       1.1       dbj 		splx(s);
    367       1.1       dbj 
    368       1.1       dbj 	}
    369       1.1       dbj 
    370      1.18        tv #ifdef XE_DEBUG
    371      1.18        tv 	if (xe_debug) {
    372      1.18        tv 		char sbuf[256];
    373      1.18        tv 
    374      1.18        tv 		bitmask_snprintf(rxstat, XE_RXSTAT_BITS, sbuf, sizeof(sbuf));
    375      1.18        tv 		printf("%s: rx interrupt, rxstat = %s\n",
    376      1.18        tv 		       sc->sc_dev.dv_xname, sbuf);
    377      1.18        tv 
    378      1.18        tv 		bitmask_snprintf(bus_space_read_1(sc->sc_bst,sc->sc_bsh, XE_RXSTAT),
    379      1.18        tv 				 XE_RXSTAT_BITS, sbuf, sizeof(sbuf));
    380      1.18        tv 		printf("rxstat = 0x%s\n", sbuf);
    381      1.18        tv 
    382      1.18        tv 		bitmask_snprintf(bus_space_read_1(sc->sc_bst,sc->sc_bsh, XE_RXMASK),
    383      1.18        tv 				 XE_RXMASK_BITS, sbuf, sizeof(sbuf));
    384      1.18        tv 		printf("rxmask = 0x%s\n", sbuf);
    385      1.18        tv 
    386      1.18        tv 		bitmask_snprintf(bus_space_read_1(sc->sc_bst,sc->sc_bsh, XE_RXMODE),
    387      1.18        tv 				 XE_RXMODE_BITS, sbuf, sizeof(sbuf));
    388      1.18        tv 		printf("rxmode = 0x%s\n", sbuf);
    389      1.18        tv 	}
    390      1.18        tv #endif
    391      1.17       dbj 
    392       1.1       dbj 	return;
    393       1.1       dbj }
    394       1.1       dbj 
    395       1.1       dbj /*
    396       1.1       dbj  * Controller transmit interrupt.
    397       1.1       dbj  */
    398       1.1       dbj void
    399       1.1       dbj mb8795_tint(sc)
    400       1.1       dbj      struct mb8795_softc *sc;
    401       1.1       dbj 
    402       1.1       dbj {
    403       1.1       dbj 	u_char txstat;
    404       1.1       dbj 	u_char txmask;
    405       1.1       dbj 	struct ifnet *ifp = &sc->sc_ethercom.ec_if;
    406       1.1       dbj 
    407       1.1       dbj 	txstat = bus_space_read_1(sc->sc_bst,sc->sc_bsh, XE_TXSTAT);
    408       1.1       dbj 	txmask = bus_space_read_1(sc->sc_bst,sc->sc_bsh, XE_TXMASK);
    409       1.1       dbj 
    410       1.1       dbj 	if (txstat & XE_TXSTAT_SHORTED) {
    411       1.1       dbj 		printf("%s: tx cable shorted\n", sc->sc_dev.dv_xname);
    412       1.1       dbj 		ifp->if_oerrors++;
    413       1.1       dbj 	}
    414       1.1       dbj 	if (txstat & XE_TXSTAT_UNDERFLOW) {
    415       1.1       dbj 		printf("%s: tx underflow\n", sc->sc_dev.dv_xname);
    416       1.1       dbj 		ifp->if_oerrors++;
    417       1.1       dbj 	}
    418       1.1       dbj 	if (txstat & XE_TXSTAT_COLLERR) {
    419       1.1       dbj 		DPRINTF(("%s: tx collision\n", sc->sc_dev.dv_xname));
    420       1.1       dbj 		ifp->if_collisions++;
    421       1.1       dbj 	}
    422       1.1       dbj 	if (txstat & XE_TXSTAT_COLLERR16) {
    423       1.1       dbj 		printf("%s: tx 16th collision\n", sc->sc_dev.dv_xname);
    424       1.1       dbj 		ifp->if_oerrors++;
    425       1.1       dbj 		ifp->if_collisions += 16;
    426       1.1       dbj 	}
    427       1.1       dbj 
    428       1.1       dbj #if 0
    429       1.1       dbj 	if (txstat & XE_TXSTAT_READY) {
    430      1.18        tv 		char sbuf[256];
    431       1.1       dbj 
    432      1.18        tv 		bitmask_snprintf(txstat, XE_TXSTAT_BITS, sbuf, sizeof(sbuf));
    433      1.18        tv 		panic("%s: unexpected tx interrupt %s",
    434      1.18        tv 				sc->sc_dev.dv_xname, sbuf);
    435       1.1       dbj 
    436       1.1       dbj 		/* turn interrupt off */
    437       1.1       dbj 		bus_space_write_1(sc->sc_bst,sc->sc_bsh, XE_TXMASK,
    438       1.1       dbj 				txmask & ~XE_TXMASK_READYIE);
    439       1.1       dbj 	}
    440       1.1       dbj #endif
    441       1.1       dbj 
    442       1.1       dbj   return;
    443       1.1       dbj }
    444       1.1       dbj 
    445       1.1       dbj /****************************************************************/
    446       1.1       dbj 
    447       1.1       dbj void
    448       1.1       dbj mb8795_reset(sc)
    449       1.1       dbj 	struct mb8795_softc *sc;
    450       1.1       dbj {
    451       1.1       dbj 	int s;
    452       1.1       dbj 
    453      1.20   thorpej 	s = splnet();
    454       1.1       dbj 	mb8795_init(sc);
    455       1.1       dbj 	splx(s);
    456       1.1       dbj }
    457       1.1       dbj 
    458       1.1       dbj void
    459       1.1       dbj mb8795_watchdog(ifp)
    460       1.1       dbj 	struct ifnet *ifp;
    461       1.1       dbj {
    462       1.1       dbj 	struct mb8795_softc *sc = ifp->if_softc;
    463       1.1       dbj 
    464       1.1       dbj 	log(LOG_ERR, "%s: device timeout\n", sc->sc_dev.dv_xname);
    465       1.1       dbj 	++ifp->if_oerrors;
    466       1.1       dbj 
    467  1.20.2.2   nathanw 	DPRINTF(("%s: %lld input errors, %lld input packets\n",
    468       1.1       dbj 			sc->sc_dev.dv_xname, ifp->if_ierrors, ifp->if_ipackets));
    469       1.1       dbj 
    470       1.1       dbj 	mb8795_reset(sc);
    471       1.1       dbj }
    472       1.1       dbj 
    473       1.1       dbj /*
    474       1.1       dbj  * Initialization of interface; set up initialization block
    475       1.1       dbj  * and transmit/receive descriptor rings.
    476       1.1       dbj  * @@@ error handling is bogus in here. memory leaks
    477       1.1       dbj  */
    478       1.1       dbj void
    479       1.1       dbj mb8795_init(sc)
    480       1.1       dbj      struct mb8795_softc *sc;
    481       1.1       dbj {
    482       1.1       dbj   struct ifnet *ifp = &sc->sc_ethercom.ec_if;
    483       1.1       dbj 
    484       1.1       dbj 	m_freem(sc->sc_tx_mb_head);
    485       1.1       dbj 	sc->sc_tx_mb_head = NULL;
    486       1.1       dbj 	sc->sc_tx_loaded = 0;
    487       1.1       dbj 
    488       1.1       dbj 	{
    489       1.1       dbj 		int i;
    490       1.1       dbj 		for(i=0;i<MB8795_NRXBUFS;i++) {
    491       1.1       dbj 			if (sc->sc_rx_mb_head[i]) {
    492       1.1       dbj 				bus_dmamap_unload(sc->sc_rx_dmat, sc->sc_rx_dmamap[i]);
    493       1.1       dbj 				m_freem(sc->sc_rx_mb_head[i]);
    494       1.1       dbj 			}
    495       1.1       dbj 			sc->sc_rx_mb_head[i] =
    496       1.1       dbj 					mb8795_rxdmamap_load(sc, sc->sc_rx_dmamap[i]);
    497       1.1       dbj 		}
    498       1.1       dbj 		sc->sc_rx_loaded_idx = 0;
    499       1.1       dbj 		sc->sc_rx_completed_idx = 0;
    500       1.1       dbj 		sc->sc_rx_handled_idx = 0;
    501       1.1       dbj 	}
    502       1.1       dbj 
    503       1.1       dbj   bus_space_write_1(sc->sc_bst,sc->sc_bsh, XE_RESET,  XE_RESET_MODE);
    504       1.1       dbj 
    505       1.1       dbj   bus_space_write_1(sc->sc_bst,sc->sc_bsh, XE_TXMODE, XE_TXMODE_LB_DISABLE);
    506       1.1       dbj #if 0 /* This interrupt was sometimes failing to ack correctly
    507       1.1       dbj 			 * causing a loop @@@
    508       1.1       dbj 			 */
    509       1.1       dbj   bus_space_write_1(sc->sc_bst,sc->sc_bsh, XE_TXMASK,
    510       1.1       dbj 			XE_TXMASK_UNDERFLOWIE | XE_TXMASK_COLLIE | XE_TXMASK_COLL16IE
    511       1.1       dbj 			| XE_TXMASK_PARERRIE);
    512       1.1       dbj #else
    513       1.1       dbj   bus_space_write_1(sc->sc_bst,sc->sc_bsh, XE_TXMASK, 0);
    514       1.1       dbj #endif
    515       1.1       dbj   bus_space_write_1(sc->sc_bst,sc->sc_bsh, XE_TXSTAT, XE_TXSTAT_CLEAR);
    516       1.1       dbj 
    517       1.1       dbj   bus_space_write_1(sc->sc_bst,sc->sc_bsh, XE_RXMODE, XE_RXMODE_NORMAL);
    518       1.1       dbj 
    519  1.20.2.1   nathanw #if 0
    520       1.1       dbj   bus_space_write_1(sc->sc_bst,sc->sc_bsh, XE_RXMASK,
    521       1.1       dbj 			XE_RXMASK_OKIE | XE_RXMASK_RESETIE | XE_RXMASK_SHORTIE	|
    522       1.1       dbj 			XE_RXMASK_ALIGNERRIE	|  XE_RXMASK_CRCERRIE | XE_RXMASK_OVERFLOWIE);
    523  1.20.2.1   nathanw #else
    524  1.20.2.1   nathanw   bus_space_write_1(sc->sc_bst,sc->sc_bsh, XE_RXMASK,
    525  1.20.2.1   nathanw 			XE_RXMASK_OKIE | XE_RXMASK_RESETIE | XE_RXMASK_SHORTIE);
    526  1.20.2.1   nathanw #endif
    527       1.1       dbj 
    528       1.1       dbj   bus_space_write_1(sc->sc_bst,sc->sc_bsh, XE_RXSTAT, XE_RXSTAT_CLEAR);
    529       1.1       dbj 
    530       1.1       dbj 	{
    531       1.1       dbj 		int i;
    532       1.1       dbj 		for(i=0;i<sizeof(sc->sc_enaddr);i++) {
    533       1.1       dbj 			bus_space_write_1(sc->sc_bst,sc->sc_bsh,XE_ENADDR+i,sc->sc_enaddr[i]);
    534       1.1       dbj 		}
    535       1.1       dbj 	}
    536       1.1       dbj 
    537       1.1       dbj 	DPRINTF(("%s: initializing ethernet %02x:%02x:%02x:%02x:%02x:%02x, size=%d\n",
    538       1.1       dbj 			sc->sc_dev.dv_xname,
    539       1.1       dbj 			sc->sc_enaddr[0],sc->sc_enaddr[1],sc->sc_enaddr[2],
    540       1.1       dbj 			sc->sc_enaddr[3],sc->sc_enaddr[4],sc->sc_enaddr[5],
    541       1.1       dbj 			sizeof(sc->sc_enaddr)));
    542       1.1       dbj 
    543       1.1       dbj   bus_space_write_1(sc->sc_bst,sc->sc_bsh, XE_RESET, 0);
    544       1.1       dbj 
    545       1.1       dbj   ifp->if_flags |= IFF_RUNNING;
    546       1.1       dbj   ifp->if_flags &= ~IFF_OACTIVE;
    547       1.1       dbj   ifp->if_timer = 0;
    548       1.1       dbj 
    549       1.1       dbj 	nextdma_init(sc->sc_tx_nd);
    550       1.1       dbj 	nextdma_init(sc->sc_rx_nd);
    551       1.1       dbj 
    552      1.16       dbj 	nextdma_start(sc->sc_rx_nd, DMACSR_SETREAD);
    553       1.1       dbj 
    554       1.1       dbj 	if (ifp->if_snd.ifq_head != NULL) {
    555       1.1       dbj 		mb8795_start(ifp);
    556       1.1       dbj 	}
    557       1.1       dbj }
    558       1.1       dbj 
    559       1.1       dbj void
    560       1.1       dbj mb8795_stop(sc)
    561       1.1       dbj 	struct mb8795_softc *sc;
    562       1.1       dbj {
    563       1.1       dbj   printf("%s: stop not implemented\n", sc->sc_dev.dv_xname);
    564       1.1       dbj }
    565       1.1       dbj 
    566       1.1       dbj 
    567       1.1       dbj void
    568       1.1       dbj mb8795_shutdown(arg)
    569       1.1       dbj 	void *arg;
    570       1.1       dbj {
    571       1.1       dbj   struct mb8795_softc *sc = (struct mb8795_softc *)arg;
    572       1.1       dbj   mb8795_stop(sc);
    573       1.1       dbj }
    574       1.1       dbj 
    575       1.1       dbj /****************************************************************/
    576       1.1       dbj int
    577       1.1       dbj mb8795_ioctl(ifp, cmd, data)
    578       1.1       dbj 	register struct ifnet *ifp;
    579       1.1       dbj 	u_long cmd;
    580       1.1       dbj 	caddr_t data;
    581       1.1       dbj {
    582       1.1       dbj 	register struct mb8795_softc *sc = ifp->if_softc;
    583       1.1       dbj 	struct ifaddr *ifa = (struct ifaddr *)data;
    584       1.1       dbj 	struct ifreq *ifr = (struct ifreq *)data;
    585       1.1       dbj 	int s, error = 0;
    586       1.1       dbj 
    587      1.20   thorpej 	s = splnet();
    588       1.1       dbj 
    589       1.1       dbj 	switch (cmd) {
    590       1.1       dbj 
    591       1.1       dbj 	case SIOCSIFADDR:
    592       1.1       dbj 		ifp->if_flags |= IFF_UP;
    593       1.1       dbj 
    594       1.1       dbj 		switch (ifa->ifa_addr->sa_family) {
    595       1.1       dbj #ifdef INET
    596       1.1       dbj 		case AF_INET:
    597       1.1       dbj 			mb8795_init(sc);
    598       1.1       dbj 			arp_ifinit(ifp, ifa);
    599       1.1       dbj 			break;
    600       1.1       dbj #endif
    601       1.1       dbj #ifdef NS
    602       1.1       dbj 		case AF_NS:
    603       1.1       dbj 		    {
    604       1.1       dbj 			register struct ns_addr *ina = &IA_SNS(ifa)->sns_addr;
    605       1.1       dbj 
    606       1.1       dbj 			if (ns_nullhost(*ina))
    607       1.1       dbj 				ina->x_host =
    608       1.1       dbj 				    *(union ns_host *)LLADDR(ifp->if_sadl);
    609       1.1       dbj 			else {
    610       1.1       dbj 				bcopy(ina->x_host.c_host,
    611       1.1       dbj 				    LLADDR(ifp->if_sadl),
    612       1.1       dbj 				    sizeof(sc->sc_enaddr));
    613       1.1       dbj 			}
    614       1.1       dbj 			/* Set new address. */
    615       1.1       dbj 			mb8795_init(sc);
    616       1.1       dbj 			break;
    617       1.1       dbj 		    }
    618       1.1       dbj #endif
    619       1.1       dbj 		default:
    620       1.1       dbj 			mb8795_init(sc);
    621       1.1       dbj 			break;
    622       1.1       dbj 		}
    623       1.1       dbj 		break;
    624       1.1       dbj 
    625       1.1       dbj #if defined(CCITT) && defined(LLC)
    626       1.1       dbj 	case SIOCSIFCONF_X25:
    627       1.1       dbj 		ifp->if_flags |= IFF_UP;
    628       1.1       dbj 		ifa->ifa_rtrequest = cons_rtrequest; /* XXX */
    629       1.1       dbj 		error = x25_llcglue(PRC_IFUP, ifa->ifa_addr);
    630       1.1       dbj 		if (error == 0)
    631       1.1       dbj 			mb8795_init(sc);
    632       1.1       dbj 		break;
    633       1.1       dbj #endif /* CCITT && LLC */
    634       1.1       dbj 
    635       1.1       dbj 	case SIOCSIFFLAGS:
    636       1.1       dbj 		if ((ifp->if_flags & IFF_UP) == 0 &&
    637       1.1       dbj 		    (ifp->if_flags & IFF_RUNNING) != 0) {
    638       1.1       dbj 			/*
    639       1.1       dbj 			 * If interface is marked down and it is running, then
    640       1.1       dbj 			 * stop it.
    641       1.1       dbj 			 */
    642       1.1       dbj 			mb8795_stop(sc);
    643       1.1       dbj 			ifp->if_flags &= ~IFF_RUNNING;
    644       1.1       dbj 		} else if ((ifp->if_flags & IFF_UP) != 0 &&
    645       1.1       dbj 		    	   (ifp->if_flags & IFF_RUNNING) == 0) {
    646       1.1       dbj 			/*
    647       1.1       dbj 			 * If interface is marked up and it is stopped, then
    648       1.1       dbj 			 * start it.
    649       1.1       dbj 			 */
    650       1.1       dbj 			mb8795_init(sc);
    651       1.1       dbj 		} else {
    652       1.1       dbj 			/*
    653       1.1       dbj 			 * Reset the interface to pick up changes in any other
    654       1.1       dbj 			 * flags that affect hardware registers.
    655       1.1       dbj 			 */
    656       1.1       dbj 			/*mb8795_stop(sc);*/
    657       1.1       dbj 			mb8795_init(sc);
    658       1.1       dbj 		}
    659       1.1       dbj #ifdef XE_DEBUG
    660       1.1       dbj 		if (ifp->if_flags & IFF_DEBUG)
    661       1.1       dbj 			sc->sc_debug = 1;
    662       1.1       dbj 		else
    663       1.1       dbj 			sc->sc_debug = 0;
    664       1.1       dbj #endif
    665       1.1       dbj 		break;
    666       1.1       dbj 
    667       1.1       dbj 	case SIOCADDMULTI:
    668       1.1       dbj 	case SIOCDELMULTI:
    669       1.1       dbj 		error = (cmd == SIOCADDMULTI) ?
    670       1.1       dbj 		    ether_addmulti(ifr, &sc->sc_ethercom) :
    671       1.1       dbj 		    ether_delmulti(ifr, &sc->sc_ethercom);
    672       1.1       dbj 
    673       1.1       dbj 		if (error == ENETRESET) {
    674       1.1       dbj 			/*
    675       1.1       dbj 			 * Multicast list has changed; set the hardware filter
    676       1.1       dbj 			 * accordingly.
    677       1.1       dbj 			 */
    678       1.1       dbj 			mb8795_reset(sc);
    679       1.1       dbj 			error = 0;
    680       1.1       dbj 		}
    681       1.1       dbj 		break;
    682       1.1       dbj 
    683       1.1       dbj #if 0
    684       1.1       dbj 	case SIOCGIFMEDIA:
    685       1.1       dbj 	case SIOCSIFMEDIA:
    686       1.1       dbj 		error = ifmedia_ioctl(ifp, ifr, &sc->sc_media, cmd);
    687       1.1       dbj 		break;
    688       1.1       dbj #endif
    689       1.1       dbj 
    690       1.1       dbj 	default:
    691       1.1       dbj 		error = EINVAL;
    692       1.1       dbj 		break;
    693       1.1       dbj 	}
    694       1.1       dbj 
    695       1.1       dbj 	splx(s);
    696       1.1       dbj 
    697       1.1       dbj #if 0
    698       1.1       dbj 	DPRINTF(("DEBUG: mb8795_ioctl(0x%lx) returning %d\n",
    699       1.1       dbj 			cmd,error));
    700       1.1       dbj #endif
    701       1.1       dbj 
    702       1.1       dbj 	return (error);
    703       1.1       dbj }
    704       1.1       dbj 
    705       1.1       dbj /*
    706       1.1       dbj  * Setup output on interface.
    707       1.1       dbj  * Get another datagram to send off of the interface queue, and map it to the
    708       1.1       dbj  * interface before starting the output.
    709      1.20   thorpej  * Called only at splnet or interrupt level.
    710       1.1       dbj  */
    711       1.1       dbj void
    712       1.1       dbj mb8795_start(ifp)
    713       1.1       dbj      struct ifnet *ifp;
    714       1.1       dbj {
    715       1.1       dbj   int error;
    716       1.1       dbj   struct mb8795_softc *sc = ifp->if_softc;
    717       1.1       dbj 
    718       1.1       dbj 	if ((ifp->if_flags & (IFF_RUNNING | IFF_OACTIVE)) != IFF_RUNNING)
    719       1.1       dbj 		return;
    720       1.1       dbj 
    721       1.1       dbj   DPRINTF(("%s: mb8795_start()\n",sc->sc_dev.dv_xname));
    722       1.1       dbj 
    723       1.1       dbj #if (defined(DIAGNOSTIC))
    724       1.1       dbj   {
    725       1.1       dbj     u_char txstat;
    726       1.1       dbj     txstat = bus_space_read_1(sc->sc_bst,sc->sc_bsh, XE_TXSTAT);
    727       1.1       dbj     if (!(txstat & XE_TXSTAT_READY)) {
    728       1.6       dbj 			/* @@@ I used to panic here, but then it paniced once.
    729       1.6       dbj 			 * Let's see if I can just reset instead. [ dbj 980706.1900 ]
    730       1.6       dbj 			 */
    731       1.6       dbj       printf("%s: transmitter not ready\n", sc->sc_dev.dv_xname);
    732       1.6       dbj 			mb8795_reset(sc);
    733       1.6       dbj 			return;
    734       1.1       dbj     }
    735       1.1       dbj   }
    736       1.1       dbj #endif
    737       1.1       dbj 
    738       1.1       dbj #if 0
    739       1.1       dbj 	return;	/* @@@ Turn off xmit for debugging */
    740       1.1       dbj #endif
    741       1.1       dbj 
    742       1.1       dbj   bus_space_write_1(sc->sc_bst,sc->sc_bsh, XE_TXSTAT, XE_TXSTAT_CLEAR);
    743       1.1       dbj 
    744       1.1       dbj   IF_DEQUEUE(&ifp->if_snd, sc->sc_tx_mb_head);
    745       1.1       dbj   if (sc->sc_tx_mb_head == 0) {
    746       1.1       dbj     printf("%s: No packet to start\n",
    747       1.1       dbj 				sc->sc_dev.dv_xname);
    748       1.1       dbj     return;
    749       1.1       dbj   }
    750       1.1       dbj 
    751       1.1       dbj 	ifp->if_timer = 5;
    752       1.1       dbj 
    753       1.1       dbj /* The following is a next specific hack that should
    754       1.1       dbj  * probably be moved out of MI code.
    755       1.1       dbj  * This macro assumes it can move forward as needed
    756       1.1       dbj  * in the buffer.  Perhaps it should zero the extra buffer.
    757       1.1       dbj  */
    758       1.1       dbj #define REALIGN_DMABUF(s,l) \
    759       1.1       dbj 	{ (s) = ((u_char *)(((unsigned)(s)+DMA_BEGINALIGNMENT-1) \
    760       1.1       dbj 			&~(DMA_BEGINALIGNMENT-1))); \
    761       1.9       dbj     (l) = ((u_char *)(((unsigned)((s)+(l))+DMA_ENDALIGNMENT-1) \
    762       1.9       dbj 				&~(DMA_ENDALIGNMENT-1)))-(s);}
    763       1.1       dbj 
    764       1.1       dbj #if 0
    765       1.1       dbj   error = bus_dmamap_load_mbuf(sc->sc_tx_dmat,
    766       1.1       dbj 			sc->sc_tx_dmamap,
    767       1.1       dbj 			sc->sc_tx_mb_head,
    768       1.1       dbj 			BUS_DMA_NOWAIT);
    769       1.1       dbj #else
    770       1.1       dbj 	{
    771       1.1       dbj 		u_char *buf = sc->sc_txbuf;
    772       1.1       dbj 		int buflen = 0;
    773       1.1       dbj 		struct mbuf *m = sc->sc_tx_mb_head;
    774       1.1       dbj 		buflen = m->m_pkthdr.len;
    775       1.1       dbj 
    776       1.1       dbj 		/* Fix runt packets,  @@@ memory overrun */
    777       1.1       dbj 		if (buflen < ETHERMIN+sizeof(struct ether_header)) {
    778       1.1       dbj 			buflen = ETHERMIN+sizeof(struct ether_header);
    779       1.1       dbj 		}
    780       1.1       dbj 
    781       1.1       dbj 		{
    782       1.1       dbj 			u_char *p = buf;
    783       1.1       dbj 			for (m=sc->sc_tx_mb_head; m; m = m->m_next) {
    784       1.1       dbj 				if (m->m_len == 0) continue;
    785       1.1       dbj 				bcopy(mtod(m, u_char *), p, m->m_len);
    786       1.1       dbj 				p += m->m_len;
    787       1.1       dbj 			}
    788       1.1       dbj 		}
    789       1.1       dbj 
    790       1.1       dbj 		error = bus_dmamap_load(sc->sc_tx_dmat, sc->sc_tx_dmamap,
    791       1.1       dbj 				buf,buflen,NULL,BUS_DMA_NOWAIT);
    792       1.1       dbj 	}
    793       1.1       dbj #endif
    794       1.1       dbj   if (error) {
    795       1.1       dbj     printf("%s: can't load mbuf chain, error = %d\n",
    796       1.1       dbj 				sc->sc_dev.dv_xname, error);
    797       1.1       dbj     m_freem(sc->sc_tx_mb_head);
    798       1.1       dbj     sc->sc_tx_mb_head = NULL;
    799       1.1       dbj     return;
    800       1.1       dbj   }
    801       1.1       dbj 
    802       1.1       dbj #ifdef DIAGNOSTIC
    803       1.8       dbj 	if (sc->sc_tx_loaded != 0) {
    804       1.1       dbj 			panic("%s: sc->sc_tx_loaded is %d",sc->sc_dev.dv_xname,
    805       1.1       dbj 					sc->sc_tx_loaded);
    806       1.1       dbj 	}
    807       1.1       dbj #endif
    808       1.1       dbj 
    809       1.1       dbj 	ifp->if_flags |= IFF_OACTIVE;
    810       1.1       dbj 
    811       1.1       dbj   bus_dmamap_sync(sc->sc_tx_dmat, sc->sc_tx_dmamap, 0,
    812       1.1       dbj 			sc->sc_tx_dmamap->dm_mapsize, BUS_DMASYNC_PREWRITE);
    813       1.1       dbj 
    814      1.16       dbj 	nextdma_start(sc->sc_tx_nd, DMACSR_SETWRITE);
    815       1.1       dbj 
    816       1.1       dbj #if NBPFILTER > 0
    817       1.1       dbj   /*
    818       1.1       dbj    * Pass packet to bpf if there is a listener.
    819       1.1       dbj    */
    820       1.1       dbj   if (ifp->if_bpf)
    821       1.1       dbj     bpf_mtap(ifp->if_bpf, sc->sc_tx_mb_head);
    822       1.1       dbj #endif
    823       1.1       dbj 
    824       1.1       dbj }
    825       1.1       dbj 
    826       1.1       dbj /****************************************************************/
    827       1.1       dbj 
    828       1.1       dbj void
    829       1.1       dbj mb8795_txdma_completed(map, arg)
    830       1.1       dbj 	bus_dmamap_t map;
    831       1.1       dbj 	void *arg;
    832       1.1       dbj {
    833       1.1       dbj 	struct mb8795_softc *sc = arg;
    834       1.1       dbj 
    835       1.1       dbj   DPRINTF(("%s: mb8795_txdma_completed()\n",sc->sc_dev.dv_xname));
    836       1.1       dbj 
    837       1.1       dbj #ifdef DIAGNOSTIC
    838       1.1       dbj 	if (!sc->sc_tx_loaded) {
    839       1.1       dbj 		panic("%s: tx completed never loaded ",sc->sc_dev.dv_xname);
    840       1.1       dbj 	}
    841       1.1       dbj 	if (map != sc->sc_tx_dmamap) {
    842       1.1       dbj 		panic("%s: unexpected tx completed map",sc->sc_dev.dv_xname);
    843       1.1       dbj 	}
    844       1.1       dbj 
    845       1.1       dbj #endif
    846       1.1       dbj }
    847       1.1       dbj 
    848       1.1       dbj void
    849       1.1       dbj mb8795_txdma_shutdown(arg)
    850       1.1       dbj 	void *arg;
    851       1.1       dbj {
    852       1.1       dbj 	struct mb8795_softc *sc = arg;
    853       1.1       dbj 	struct ifnet *ifp = &sc->sc_ethercom.ec_if;
    854       1.1       dbj 
    855       1.1       dbj   DPRINTF(("%s: mb8795_txdma_shutdown()\n",sc->sc_dev.dv_xname));
    856       1.1       dbj 
    857       1.1       dbj #ifdef DIAGNOSTIC
    858       1.1       dbj 	if (!sc->sc_tx_loaded) {
    859       1.1       dbj 		panic("%s: tx shutdown never loaded ",sc->sc_dev.dv_xname);
    860       1.1       dbj 	}
    861       1.1       dbj #endif
    862       1.1       dbj 
    863       1.1       dbj 	{
    864       1.1       dbj 
    865       1.1       dbj 		if (sc->sc_tx_loaded) {
    866       1.1       dbj 			bus_dmamap_sync(sc->sc_tx_dmat, sc->sc_tx_dmamap,
    867       1.1       dbj 					0, sc->sc_tx_dmamap->dm_mapsize,
    868       1.1       dbj 					BUS_DMASYNC_POSTWRITE);
    869       1.1       dbj 			bus_dmamap_unload(sc->sc_tx_dmat, sc->sc_tx_dmamap);
    870       1.1       dbj 			m_freem(sc->sc_tx_mb_head);
    871       1.1       dbj 			sc->sc_tx_mb_head = NULL;
    872       1.1       dbj 
    873       1.1       dbj 			sc->sc_tx_loaded--;
    874       1.1       dbj 		}
    875       1.1       dbj 
    876       1.1       dbj #ifdef DIAGNOSTIC
    877       1.1       dbj 		if (sc->sc_tx_loaded != 0) {
    878       1.1       dbj 			panic("%s: sc->sc_tx_loaded is %d",sc->sc_dev.dv_xname,
    879       1.1       dbj 					sc->sc_tx_loaded);
    880       1.1       dbj 		}
    881       1.1       dbj #endif
    882       1.1       dbj 
    883       1.1       dbj 		ifp->if_flags &= ~IFF_OACTIVE;
    884       1.1       dbj 
    885       1.1       dbj 		ifp->if_timer = 0;
    886       1.1       dbj 
    887       1.1       dbj 		if (ifp->if_snd.ifq_head != NULL) {
    888       1.1       dbj 			mb8795_start(ifp);
    889       1.1       dbj 		}
    890       1.1       dbj 
    891       1.1       dbj 	}
    892       1.1       dbj 
    893       1.1       dbj #if 0
    894       1.1       dbj 	/* Enable ready interrupt */
    895       1.1       dbj 	bus_space_write_1(sc->sc_bst,sc->sc_bsh, XE_TXMASK,
    896       1.1       dbj 			bus_space_read_1(sc->sc_bst,sc->sc_bsh, XE_TXMASK)
    897       1.1       dbj 			| XE_TXMASK_READYIE);
    898       1.1       dbj #endif
    899       1.1       dbj }
    900       1.1       dbj 
    901       1.1       dbj 
    902       1.1       dbj void
    903       1.1       dbj mb8795_rxdma_completed(map, arg)
    904       1.1       dbj 	bus_dmamap_t map;
    905       1.1       dbj 	void *arg;
    906       1.1       dbj {
    907       1.1       dbj 	struct mb8795_softc *sc = arg;
    908       1.1       dbj 
    909       1.1       dbj 	sc->sc_rx_completed_idx++;
    910       1.1       dbj 	sc->sc_rx_completed_idx %= MB8795_NRXBUFS;
    911       1.1       dbj 
    912       1.1       dbj   DPRINTF(("%s: mb8795_rxdma_completed(), sc->sc_rx_completed_idx = %d\n",
    913       1.1       dbj 			sc->sc_dev.dv_xname, sc->sc_rx_completed_idx));
    914       1.1       dbj 
    915       1.1       dbj #if (defined(DIAGNOSTIC))
    916       1.1       dbj 	if (map != sc->sc_rx_dmamap[sc->sc_rx_completed_idx]) {
    917       1.1       dbj 		panic("%s: Unexpected rx dmamap completed\n",
    918       1.1       dbj 				sc->sc_dev.dv_xname);
    919       1.1       dbj 	}
    920       1.1       dbj #endif
    921       1.1       dbj }
    922       1.1       dbj 
    923       1.1       dbj void
    924       1.1       dbj mb8795_rxdma_shutdown(arg)
    925       1.1       dbj 	void *arg;
    926       1.1       dbj {
    927       1.1       dbj 	struct mb8795_softc *sc = arg;
    928       1.1       dbj 
    929  1.20.2.1   nathanw   DPRINTF(("%s: mb8795_rxdma_shutdown(), restarting.\n",sc->sc_dev.dv_xname));
    930  1.20.2.1   nathanw 
    931  1.20.2.1   nathanw 	nextdma_start(sc->sc_rx_nd, DMACSR_SETREAD);
    932       1.1       dbj }
    933       1.1       dbj 
    934       1.1       dbj 
    935       1.1       dbj /*
    936       1.1       dbj  * load a dmamap with a freshly allocated mbuf
    937       1.1       dbj  */
    938       1.1       dbj struct mbuf *
    939       1.1       dbj mb8795_rxdmamap_load(sc,map)
    940       1.1       dbj 	struct mb8795_softc *sc;
    941       1.1       dbj 	bus_dmamap_t map;
    942       1.1       dbj {
    943       1.1       dbj 	struct ifnet *ifp = &sc->sc_ethercom.ec_if;
    944       1.1       dbj 	struct mbuf *m;
    945       1.1       dbj 	int error;
    946       1.1       dbj 
    947       1.1       dbj 	MGETHDR(m, M_DONTWAIT, MT_DATA);
    948       1.1       dbj 	if (m) {
    949       1.1       dbj 		MCLGET(m, M_DONTWAIT);
    950       1.1       dbj 		if ((m->m_flags & M_EXT) == 0) {
    951       1.1       dbj 			m_freem(m);
    952       1.1       dbj 			m = NULL;
    953       1.1       dbj 		} else {
    954       1.1       dbj 			m->m_len = MCLBYTES;
    955       1.1       dbj 		}
    956       1.1       dbj 	}
    957       1.1       dbj 	if (!m) {
    958       1.1       dbj 		/* @@@ Handle this gracefully by reusing a scratch buffer
    959       1.1       dbj 		 * or something.
    960       1.1       dbj 		 */
    961       1.1       dbj 		panic("Unable to get memory for incoming ethernet\n");
    962       1.1       dbj 	}
    963       1.1       dbj 
    964       1.1       dbj 	/* Align buffer, @@@ next specific.
    965       1.1       dbj 	 * perhaps should be using M_ALIGN here instead?
    966       1.1       dbj 	 * First we give us a little room to align with.
    967       1.1       dbj 	 */
    968       1.1       dbj 	{
    969       1.1       dbj 		u_char *buf = m->m_data;
    970       1.1       dbj 		int buflen = m->m_len;
    971       1.9       dbj 		buflen -= DMA_ENDALIGNMENT+DMA_BEGINALIGNMENT;
    972       1.1       dbj 		REALIGN_DMABUF(buf, buflen);
    973       1.1       dbj 		m->m_data = buf;
    974       1.1       dbj 		m->m_len = buflen;
    975       1.1       dbj 	}
    976       1.1       dbj 
    977       1.1       dbj 	m->m_pkthdr.rcvif = ifp;
    978       1.1       dbj 	m->m_pkthdr.len = m->m_len;
    979       1.1       dbj 
    980       1.1       dbj   error = bus_dmamap_load_mbuf(sc->sc_rx_dmat,
    981       1.1       dbj 			map, m, BUS_DMA_NOWAIT);
    982       1.1       dbj 
    983       1.1       dbj   bus_dmamap_sync(sc->sc_rx_dmat, map, 0,
    984       1.1       dbj 			map->dm_mapsize, BUS_DMASYNC_PREREAD);
    985       1.1       dbj 
    986       1.1       dbj   if (error) {
    987  1.20.2.2   nathanw 		DPRINTF(("DEBUG: m->m_data = %p, m->m_len = %d\n",
    988       1.1       dbj 				m->m_data, m->m_len));
    989  1.20.2.2   nathanw 		DPRINTF(("DEBUG: MCLBYTES = %d, map->_dm_size = %ld\n",
    990       1.1       dbj 				MCLBYTES, map->_dm_size));
    991       1.1       dbj 
    992       1.1       dbj     panic("%s: can't load rx mbuf chain, error = %d\n",
    993       1.1       dbj 				sc->sc_dev.dv_xname, error);
    994       1.1       dbj     m_freem(m);
    995       1.1       dbj 		m = NULL;
    996       1.1       dbj   }
    997       1.1       dbj 
    998       1.1       dbj 	return(m);
    999       1.1       dbj }
   1000       1.1       dbj 
   1001       1.1       dbj bus_dmamap_t
   1002       1.1       dbj mb8795_rxdma_continue(arg)
   1003       1.1       dbj 	void *arg;
   1004       1.1       dbj {
   1005       1.1       dbj 	struct mb8795_softc *sc = arg;
   1006       1.1       dbj 	bus_dmamap_t map = NULL;
   1007       1.1       dbj 
   1008       1.1       dbj 	/*
   1009       1.1       dbj 	 * Currently, starts dumping new packets if the buffers
   1010       1.1       dbj 	 * fill up.  This should probably reclaim unhandled
   1011       1.1       dbj 	 * buffers instead so we drop older packets instead
   1012       1.1       dbj 	 * of newer ones.
   1013       1.1       dbj 	 */
   1014       1.1       dbj 	if (((sc->sc_rx_loaded_idx+1)%MB8795_NRXBUFS) != sc->sc_rx_handled_idx) {
   1015       1.1       dbj 		sc->sc_rx_loaded_idx++;
   1016       1.1       dbj 		sc->sc_rx_loaded_idx %= MB8795_NRXBUFS;
   1017       1.1       dbj 		map = sc->sc_rx_dmamap[sc->sc_rx_loaded_idx];
   1018       1.1       dbj 
   1019       1.1       dbj 		DPRINTF(("%s: mb8795_rxdma_continue() sc->sc_rx_loaded_idx = %d\nn",
   1020       1.1       dbj 				sc->sc_dev.dv_xname,sc->sc_rx_loaded_idx));
   1021       1.1       dbj 	}
   1022       1.1       dbj #if (defined(DIAGNOSTIC))
   1023       1.1       dbj 	else {
   1024      1.17       dbj 		panic("%s: out of receive DMA buffers\n",sc->sc_dev.dv_xname);
   1025       1.1       dbj 	}
   1026       1.1       dbj #endif
   1027       1.1       dbj 
   1028       1.1       dbj 	return(map);
   1029       1.1       dbj }
   1030       1.1       dbj 
   1031       1.1       dbj bus_dmamap_t
   1032       1.1       dbj mb8795_txdma_continue(arg)
   1033       1.1       dbj 	void *arg;
   1034       1.1       dbj {
   1035       1.1       dbj 	struct mb8795_softc *sc = arg;
   1036       1.8       dbj 	bus_dmamap_t map;
   1037       1.1       dbj 
   1038       1.1       dbj   DPRINTF(("%s: mb8795_txdma_continue()\n",sc->sc_dev.dv_xname));
   1039       1.1       dbj 
   1040       1.8       dbj 	if (sc->sc_tx_loaded) {
   1041       1.8       dbj 		map = NULL;
   1042       1.8       dbj 	} else {
   1043       1.8       dbj 		map = sc->sc_tx_dmamap;
   1044       1.8       dbj 		sc->sc_tx_loaded++;
   1045       1.8       dbj 	}
   1046       1.8       dbj 
   1047       1.1       dbj #ifdef DIAGNOSTIC
   1048       1.1       dbj 	if (sc->sc_tx_loaded != 1) {
   1049       1.8       dbj 		panic("%s: sc->sc_tx_loaded is %d",sc->sc_dev.dv_xname,
   1050       1.8       dbj 				sc->sc_tx_loaded);
   1051       1.1       dbj 	}
   1052       1.1       dbj #endif
   1053       1.1       dbj 
   1054       1.1       dbj 	return(map);
   1055       1.1       dbj }
   1056       1.1       dbj 
   1057       1.1       dbj /****************************************************************/
   1058