Home | History | Annotate | Line # | Download | only in include
intr.h revision 1.15 
      1 /*	$NetBSD: intr.h,v 1.15 2005/12/24 20:07:24 perry Exp $	*/
      2 
      3 /*
      4  * Copyright (C) 1997 Scott Reynolds
      5  * Copyright (C) 1998 Darrin Jewell
      6  * All rights reserved.
      7  *
      8  * Redistribution and use in source and binary forms, with or without
      9  * modification, are permitted provided that the following conditions
     10  * are met:
     11  * 1. Redistributions of source code must retain the above copyright
     12  *    notice, this list of conditions and the following disclaimer.
     13  * 2. Redistributions in binary form must reproduce the above copyright
     14  *    notice, this list of conditions and the following disclaimer in the
     15  *    documentation and/or other materials provided with the distribution.
     16  * 3. The name of the author may not be used to endorse or promote products
     17  *    derived from this software without specific prior written permission.
     18  *
     19  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     20  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     21  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     22  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     23  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     24  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     25  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     26  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     27  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
     28  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     29  */
     30 
     31 #ifndef _NEXT68K_INTR_H_
     32 #define _NEXT68K_INTR_H_
     33 
     34 #include <machine/psl.h>
     35 
     36 /* Probably want to dealwith IPL's here @@@ */
     37 
     38 #ifdef _KERNEL
     39 
     40 /* spl0 requires checking for software interrupts */
     41 
     42 /* watch out for side effects */
     43 #define splx(s)         ((s) & PSL_IPL ? _spl(s) : spl0())
     44 
     45 /****************************************************************/
     46 
     47 #define splhigh()       spl7()
     48 #define splserial()     _splraise(PSL_S|PSL_IPL5)
     49 #define splsched()      spl7()
     50 #define spllock()	spl7()
     51 #define splclock()      _splraise(PSL_S|PSL_IPL3)
     52 #define splstatclock()  splclock()
     53 #define splvm()         _splraise(PSL_S|PSL_IPL6)
     54 #define spltty()        _splraise(PSL_S|PSL_IPL3)
     55 #define splbio()        _splraise(PSL_S|PSL_IPL3)
     56 #define splnet()        _splraise(PSL_S|PSL_IPL3)
     57 #define splsoftnet()    _splraise(PSL_S|PSL_IPL2)
     58 #define	splsoftclock()	splraise1()
     59 #define spllowersoftclock() spl1()
     60 
     61 #define spldma()        _splraise(PSL_S|PSL_IPL6)
     62 
     63 /****************************************************************/
     64 
     65 /*
     66  * simulated software interrupt register
     67  */
     68 extern volatile u_int8_t ssir;
     69 
     70 #define	SIR_NET		0x01
     71 #define	SIR_CLOCK	0x02
     72 #define	SIR_SERIAL	0x04
     73 #define SIR_DTMGR	0x08
     74 #define SIR_ADB		0x10
     75 
     76 #define	siron(mask)	\
     77 	__asm volatile ( "orb %1,%0" : "=m" (ssir) : "i" (mask))
     78 #define	siroff(mask)	\
     79 	__asm volatile ( "andb %1,%0" : "=m" (ssir) : "ir" (~(mask)));
     80 
     81 #define	setsoftnet()	siron(SIR_NET)
     82 #define	setsoftclock()	siron(SIR_CLOCK)
     83 #define	setsoftserial()	siron(SIR_SERIAL)
     84 #define	setsoftdtmgr()	siron(SIR_DTMGR)
     85 #define	setsoftadb()	siron(SIR_ADB)
     86 
     87 extern u_long allocate_sir(void (*)(void *),void *);
     88 extern void init_sir(void);
     89 
     90 /* locore.s */
     91 int	spl0(void);
     92 
     93 extern volatile u_long *intrstat;
     94 extern volatile u_long *intrmask;
     95 #define INTR_SETMASK(x)		(*intrmask = (x))
     96 #define INTR_ENABLE(x)		(*intrmask |= NEXT_I_BIT(x))
     97 #define INTR_DISABLE(x)		(*intrmask &= (~NEXT_I_BIT(x)))
     98 #define INTR_OCCURRED(x)	(*intrstat & NEXT_I_BIT(x))
     99 
    100 #endif /* _KERNEL */
    101 
    102 #endif /* _NEXT68K_INTR_H_ */
    103