Home | History | Annotate | Line # | Download | only in include
tc_machdep.h revision 1.1 
      1 /*	$NetBSD: tc_machdep.h,v 1.1 1995/12/28 08:42:17 jonathan Exp $	*/
      2 
      3 /*
      4  * Copyright (c) 1994, 1995 Carnegie-Mellon University.
      5  * All rights reserved.
      6  *
      7  * Author: Jonathan Stone, Chris G. Demetriou
      8  *
      9  * Permission to use, copy, modify and distribute this software and
     10  * its documentation is hereby granted, provided that both the copyright
     11  * notice and this permission notice appear in all copies of the
     12  * software, derivative works or modified versions, and any portions
     13  * thereof, and that both notices appear in supporting documentation.
     14  *
     15  * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
     16  * CONDITION.  CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
     17  * FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
     18  *
     19  * Carnegie Mellon requests users of this software to return to
     20  *
     21  *  Software Distribution Coordinator  or  Software.Distribution (at) CS.CMU.EDU
     22  *  School of Computer Science
     23  *  Carnegie Mellon University
     24  *  Pittsburgh PA 15213-3890
     25  *
     26  * any improvements or extensions that they make and grant Carnegie the
     27  * rights to redistribute these changes.
     28  */
     29 
     30 /*
     31  * Machine-specific definitions for TurboChannel support.
     32  *
     33  * This file must typedef the following types:
     34  *
     35  *	tc_addr_t	TurboChannel bus address
     36  *	tc_offset_t	TurboChannel bus address difference (offset)
     37  *
     38  * This file must prototype or define the following functions
     39  * or macros (one or more of which may be no-ops):
     40  *
     41  *	tc_mb()		read/write memory barrier (any CPU<->memory
     42  *			reads/writes before must complete before any
     43  *			CPU<->memory reads/writes after).
     44  *	tc_wmb()	write memory barrier (any CPU<->memory writes
     45  *			before must complete before any CPU<->memory
     46  *			writes after).
     47  *	tc_syncbus()	sync TC bus; make sure CPU writes are
     48  *			propagated across the TurboChannel bus.
     49  *	tc_badaddr()	return non-zero if the given address is invalid.
     50  *	TC_DENSE_TO_SPARSE()
     51  *			convert the given physical address in
     52  *			TurboChannel dense space to the corresponding
     53  *			address in TurboChannel sparse space.
     54  *	TC_PHYS_TO_UNCACHED()
     55  *			convert the given system memory physical address
     56  *			to the physical address of the corresponding
     57  *			region that is not cached.
     58  */
     59 
     60 #ifndef __MACHINE_TC_MACHDEP_H__
     61 #define __MACHINE_TC_MACHDEP_H__
     62 
     63 typedef int32_t		tc_addr_t;
     64 typedef int32_t		tc_offset_t;
     65 
     66 #define	tc_mb()		wbflush()
     67 #define	tc_wmb()	wbflush()
     68 
     69 /*
     70  * XXX how to do this on a DECstation ?
     71  */
     72 #define	tc_syncbus()	wbflush();
     73 
     74 #define	tc_badaddr(tcaddr)						\
     75     badaddr((void *)(tcaddr), sizeof (u_int32_t))
     76 
     77 
     78 #define	TC_DENSE_TO_SPARSE(addr)					\
     79     (addr)
     80 
     81 #define	TC_PHYS_TO_UNCACHED(addr)					\
     82     (addr)
     83 
     84 #endif /* __MACHINE_TC_MACHDEP_H__*/
     85