Home | History | Annotate | Line # | Download | only in tc
ioasic.c revision 1.6
      1  1.6    simonb /*	$NetBSD: ioasic.c,v 1.6 2000/01/10 01:57:41 simonb Exp $	*/
      2  1.2  nisimura 
      3  1.2  nisimura /*
      4  1.2  nisimura  * Copyright (c) 1994, 1995 Carnegie-Mellon University.
      5  1.2  nisimura  * All rights reserved.
      6  1.2  nisimura  *
      7  1.2  nisimura  * Author: Keith Bostic, Chris G. Demetriou, Jonathan Stone
      8  1.2  nisimura  *
      9  1.2  nisimura  * Permission to use, copy, modify and distribute this software and
     10  1.2  nisimura  * its documentation is hereby granted, provided that both the copyright
     11  1.2  nisimura  * notice and this permission notice appear in all copies of the
     12  1.2  nisimura  * software, derivative works or modified versions, and any portions
     13  1.2  nisimura  * thereof, and that both notices appear in supporting documentation.
     14  1.2  nisimura  *
     15  1.2  nisimura  * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS"
     16  1.2  nisimura  * CONDITION.  CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND
     17  1.2  nisimura  * FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE.
     18  1.2  nisimura  *
     19  1.2  nisimura  * Carnegie Mellon requests users of this software to return to
     20  1.2  nisimura  *
     21  1.2  nisimura  *  Software Distribution Coordinator  or  Software.Distribution (at) CS.CMU.EDU
     22  1.2  nisimura  *  School of Computer Science
     23  1.2  nisimura  *  Carnegie Mellon University
     24  1.2  nisimura  *  Pittsburgh PA 15213-3890
     25  1.2  nisimura  *
     26  1.2  nisimura  * any improvements or extensions that they make and grant Carnegie the
     27  1.2  nisimura  * rights to redistribute these changes.
     28  1.2  nisimura  */
     29  1.5        ad 
     30  1.5        ad #include <sys/cdefs.h>			/* RCS ID & Copyright macro defns */
     31  1.6    simonb __KERNEL_RCSID(0, "$NetBSD: ioasic.c,v 1.6 2000/01/10 01:57:41 simonb Exp $");
     32  1.2  nisimura 
     33  1.2  nisimura #include <sys/param.h>
     34  1.2  nisimura #include <sys/systm.h>
     35  1.2  nisimura #include <sys/device.h>
     36  1.2  nisimura 
     37  1.2  nisimura #include <machine/bus.h>
     38  1.2  nisimura #include <dev/tc/tcvar.h>
     39  1.2  nisimura #include <dev/tc/ioasicvar.h>
     40  1.2  nisimura 
     41  1.2  nisimura #include <pmax/pmax/pmaxtype.h>
     42  1.2  nisimura #include <pmax/pmax/asic.h>
     43  1.2  nisimura #include <pmax/pmax/kmin.h>
     44  1.2  nisimura #include <pmax/pmax/maxine.h>
     45  1.2  nisimura #include <pmax/pmax/kn03.h>
     46  1.2  nisimura #include <pmax/pmax/turbochannel.h>	/* interrupt enable declaration */
     47  1.2  nisimura 
     48  1.2  nisimura #include "opt_dec_3min.h"
     49  1.2  nisimura #include "opt_dec_maxine.h"
     50  1.2  nisimura #include "opt_dec_3maxplus.h"
     51  1.2  nisimura 
     52  1.2  nisimura #define	C(x)		((void *)(x))
     53  1.2  nisimura #define ARRAY_SIZEOF(x) (sizeof((x)) / sizeof((x)[0]))
     54  1.2  nisimura 
     55  1.2  nisimura #if defined(DEC_3MIN)
     56  1.2  nisimura static struct ioasic_dev kmin_ioasic_devs[] = {
     57  1.2  nisimura 	{ "lance",	0x0C0000, C(KMIN_LANCE_SLOT),	IOASIC_INTR_LANCE, },
     58  1.2  nisimura 	{ "scc",	0x100000, C(KMIN_SCC0_SLOT),	IOASIC_INTR_SCC_0, },
     59  1.2  nisimura 	{ "scc",	0x180000, C(KMIN_SCC1_SLOT),	IOASIC_INTR_SCC_1, },
     60  1.2  nisimura 	{ "mc146818",	0x200000, C(-1),		0 },
     61  1.2  nisimura 	{ "asc",	0x300000, C(KMIN_SCSI_SLOT),	IOASIC_INTR_SCSI, },
     62  1.2  nisimura };
     63  1.2  nisimura static int kmin_builtin_ndevs = ARRAY_SIZEOF(kmin_ioasic_devs);
     64  1.2  nisimura static int kmin_ioasic_ndevs = ARRAY_SIZEOF(kmin_ioasic_devs);
     65  1.2  nisimura #endif
     66  1.2  nisimura 
     67  1.2  nisimura #if defined(DEC_MAXINE)
     68  1.2  nisimura static struct ioasic_dev xine_ioasic_devs[] = {
     69  1.2  nisimura 	{ "lance",	0x0C0000, C(XINE_LANCE_SLOT),	IOASIC_INTR_LANCE },
     70  1.2  nisimura 	{ "scc",	0x100000, C(XINE_SCC0_SLOT),	IOASIC_INTR_SCC_0 },
     71  1.2  nisimura 	{ "mc146818",	0x200000, C(-1),		0 },
     72  1.2  nisimura 	{ "isdn",	0x240000, C(XINE_ISDN_SLOT),	XINE_INTR_ISDN, },
     73  1.2  nisimura 	{ "dtop",	0x280000, C(XINE_DTOP_SLOT),	XINE_INTR_DTOP, },
     74  1.2  nisimura 	{ "fdc",	0x2C0000, C(XINE_FLOPPY_SLOT),	0 },
     75  1.2  nisimura 	{ "asc",	0x300000, C(XINE_SCSI_SLOT),	IOASIC_INTR_SCSI, },
     76  1.2  nisimura 	{ "(TC0)",	0x0,	  C(0),			XINE_INTR_TC_0,	},
     77  1.2  nisimura 	{ "(TC1)",	0x0,	  C(1),			XINE_INTR_TC_1,	},
     78  1.2  nisimura 	{ "(TC2)",	0x0,	  C(2),			XINE_INTR_VINT,	},
     79  1.2  nisimura };
     80  1.2  nisimura static int xine_builtin_ndevs = ARRAY_SIZEOF(xine_ioasic_devs) - 3;
     81  1.2  nisimura static int xine_ioasic_ndevs = ARRAY_SIZEOF(xine_ioasic_devs);
     82  1.2  nisimura #endif
     83  1.2  nisimura 
     84  1.2  nisimura #if defined(DEC_3MAXPLUS)
     85  1.2  nisimura static struct ioasic_dev kn03_ioasic_devs[] = {
     86  1.2  nisimura 	{ "lance",	0x0C0000, C(KN03_LANCE_SLOT),	IOASIC_INTR_LANCE, },
     87  1.2  nisimura 	{ "z8530   ",	0x100000, C(KN03_SCC0_SLOT),	IOASIC_INTR_SCC_0, },
     88  1.3    simonb 	{ "z8530   ",	0x180000, C(KN03_SCC1_SLOT),	IOASIC_INTR_SCC_1, },
     89  1.2  nisimura 	{ "mc146818",	0x200000, C(-1),		0,		},
     90  1.2  nisimura 	{ "asc",	0x300000, C(KN03_SCSI_SLOT),	IOASIC_INTR_SCSI, },
     91  1.2  nisimura 	{ "(TC0)",	0x0,	  C(0),			KN03_INTR_TC_0,	},
     92  1.2  nisimura 	{ "(TC1)",	0x0,	  C(1),			KN03_INTR_TC_1,	},
     93  1.2  nisimura 	{ "(TC2)",	0x0,	  C(2),			KN03_INTR_TC_2,	},
     94  1.2  nisimura };
     95  1.2  nisimura static int kn03_builtin_ndevs = ARRAY_SIZEOF(kn03_ioasic_devs) - 3;
     96  1.2  nisimura static int kn03_ioasic_ndevs = ARRAY_SIZEOF(kn03_ioasic_devs);
     97  1.2  nisimura #endif
     98  1.2  nisimura 
     99  1.4    simonb static int	ioasicmatch __P((struct device *, struct cfdata *, void *));
    100  1.4    simonb static void	ioasicattach __P((struct device *, struct device *, void *));
    101  1.2  nisimura 
    102  1.2  nisimura const struct cfattach ioasic_ca = {
    103  1.2  nisimura 	sizeof(struct ioasic_softc), ioasicmatch, ioasicattach
    104  1.2  nisimura };
    105  1.2  nisimura 
    106  1.2  nisimura tc_addr_t	ioasic_base = 0;
    107  1.2  nisimura 
    108  1.2  nisimura static int
    109  1.2  nisimura ioasicmatch(parent, cfdata, aux)
    110  1.2  nisimura 	struct device *parent;
    111  1.2  nisimura 	struct cfdata *cfdata;
    112  1.2  nisimura 	void *aux;
    113  1.2  nisimura {
    114  1.2  nisimura 	struct tc_attach_args *ta = aux;
    115  1.2  nisimura 
    116  1.2  nisimura 	/* Make sure that we're looking for this type of device. */
    117  1.2  nisimura 	if (strncmp("IOCTL   ", ta->ta_modname, TC_ROM_LLEN))
    118  1.2  nisimura 		return (0);
    119  1.2  nisimura 
    120  1.2  nisimura 	if (cfdata->cf_unit > 0)
    121  1.2  nisimura 		return (0);
    122  1.2  nisimura 
    123  1.2  nisimura 	return (1);
    124  1.2  nisimura }
    125  1.2  nisimura 
    126  1.2  nisimura static void
    127  1.2  nisimura ioasicattach(parent, self, aux)
    128  1.2  nisimura 	struct device *parent, *self;
    129  1.2  nisimura 	void *aux;
    130  1.2  nisimura {
    131  1.2  nisimura 	struct ioasic_softc *sc = (struct ioasic_softc *)self;
    132  1.2  nisimura 	struct tc_attach_args *ta = aux;
    133  1.2  nisimura 	struct ioasic_dev *ioasic_devs;
    134  1.2  nisimura 	int ioasic_ndevs, builtin_ndevs;
    135  1.2  nisimura 	int i, imsk;
    136  1.2  nisimura 
    137  1.2  nisimura 	sc->sc_bst = ta->ta_memt;
    138  1.2  nisimura 	if (bus_space_map(ta->ta_memt, ta->ta_addr,
    139  1.2  nisimura 			0x400000, 0, &sc->sc_bsh)) {
    140  1.2  nisimura 		printf("%s: unable to map device\n", sc->sc_dv.dv_xname);
    141  1.2  nisimura 		return;
    142  1.2  nisimura 	}
    143  1.2  nisimura 	sc->sc_dmat = ta->ta_dmat;
    144  1.2  nisimura 	sc->sc_cookie = ta->ta_cookie;
    145  1.2  nisimura 
    146  1.2  nisimura 	sc->sc_base = ta->ta_addr; /* XXX XXX XXX */
    147  1.2  nisimura 
    148  1.2  nisimura 	printf("\n");
    149  1.2  nisimura 
    150  1.2  nisimura 	switch (systype) {
    151  1.2  nisimura #if defined(DEC_3MIN)
    152  1.2  nisimura 	case DS_3MIN:
    153  1.2  nisimura 		ioasic_devs = kmin_ioasic_devs;
    154  1.2  nisimura 		ioasic_ndevs = kmin_ioasic_ndevs;
    155  1.2  nisimura 		builtin_ndevs = kmin_builtin_ndevs;
    156  1.2  nisimura 		break;
    157  1.2  nisimura #endif
    158  1.2  nisimura #if defined(DEC_MAXINE)
    159  1.2  nisimura 	case DS_MAXINE:
    160  1.2  nisimura 		ioasic_devs = xine_ioasic_devs;
    161  1.2  nisimura 		ioasic_ndevs = xine_ioasic_ndevs;
    162  1.2  nisimura 		builtin_ndevs = xine_builtin_ndevs;
    163  1.2  nisimura 		break;
    164  1.2  nisimura #endif
    165  1.2  nisimura #if defined(DEC_3MAXPLUS)
    166  1.2  nisimura 	case DS_3MAXPLUS:
    167  1.2  nisimura 		ioasic_devs = kn03_ioasic_devs;
    168  1.2  nisimura 		ioasic_ndevs = kn03_ioasic_ndevs;
    169  1.2  nisimura 		builtin_ndevs = kn03_builtin_ndevs;
    170  1.2  nisimura 		break;
    171  1.2  nisimura #endif
    172  1.2  nisimura 	default:
    173  1.2  nisimura 		panic("ioasicmatch: how did we get here?");
    174  1.2  nisimura 	}
    175  1.2  nisimura 
    176  1.2  nisimura 	/*
    177  1.2  nisimura 	 * Turn off all device interrupt bits.
    178  1.2  nisimura 	 * (This _does_ include TC option slot bits.
    179  1.2  nisimura 	 */
    180  1.2  nisimura 	imsk = bus_space_read_4(sc->sc_bst, sc->sc_bsh, IOASIC_IMSK);
    181  1.2  nisimura 	for (i = 0; i < ioasic_ndevs; i++)
    182  1.2  nisimura 		imsk &= ~ioasic_devs[i].iad_intrbits;
    183  1.2  nisimura 	bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_IMSK, imsk);
    184  1.2  nisimura 
    185  1.2  nisimura 	/*
    186  1.2  nisimura 	 * Try to configure each device.
    187  1.2  nisimura 	 */
    188  1.2  nisimura 	ioasic_attach_devs(sc, ioasic_devs, builtin_ndevs);
    189  1.2  nisimura }
    190  1.2  nisimura 
    191  1.2  nisimura #if 1 /* XXX for now XXX */
    192  1.2  nisimura void
    193  1.2  nisimura ioasic_intr_establish(dev, cookie, level, handler, val)
    194  1.2  nisimura 	struct device *dev;
    195  1.2  nisimura 	void *cookie;
    196  1.2  nisimura 	int level;
    197  1.2  nisimura 	int (*handler) __P((void *));
    198  1.2  nisimura 	void *val;
    199  1.2  nisimura {
    200  1.2  nisimura 	(*tc_enable_interrupt)((unsigned)cookie, handler, val, 1);
    201  1.2  nisimura }
    202  1.2  nisimura 
    203  1.2  nisimura #else /* XXX eventually XXX */
    204  1.2  nisimura 
    205  1.2  nisimura void
    206  1.2  nisimura ioasic_intr_establish(ioa, cookie, level, func, arg)
    207  1.2  nisimura 	struct device *ioa;
    208  1.2  nisimura 	void *cookie, *arg;
    209  1.2  nisimura 	int level;
    210  1.2  nisimura 	int (*func) __P((void *));
    211  1.2  nisimura {
    212  1.2  nisimura 	struct ioasic_softc *sc = (void *)ioasic_cd.cd_devs[0];
    213  1.2  nisimura 	int i, intrbits;
    214  1.2  nisimura 
    215  1.2  nisimura 	for (i = 0; i < ioasic_ndevs; i++) {
    216  1.2  nisimura 		if (ioasic_devs[i].iad_cookie == cookie)
    217  1.2  nisimura 			goto found;
    218  1.2  nisimura 	}
    219  1.2  nisimura 	panic("ioasic_intr_establish: invalid cookie %d", (int)cookie);
    220  1.2  nisimura found:
    221  1.2  nisimura 
    222  1.2  nisimura 	intrtab[(int)cookie].ih_func = func;
    223  1.2  nisimura 	intrtab[(int)cookie].ih_arg = arg;
    224  1.2  nisimura 
    225  1.2  nisimura 	intrbits = ioasic_devs[i].iad_intrbits;
    226  1.2  nisimura 	i = bus_space_read_4(sc->sc_bst, sc->sc_bsh, IOASIC_IMSK);
    227  1.2  nisimura 	i |= intrbits;
    228  1.2  nisimura 	bus_space_write_4(sc->sc_bst, sc->sc_bsh, IOASIC_IMSK, i);
    229  1.2  nisimura }
    230  1.2  nisimura 
    231  1.2  nisimura void
    232  1.2  nisimura ioasic_intr_disestablish(ioa, cookie)
    233  1.2  nisimura 	struct device *ioa;
    234  1.2  nisimura 	void *cookie;
    235  1.2  nisimura {
    236  1.2  nisimura 	panic("ioasic_intr_disestablish: cookie %d", (int)cookie);
    237  1.2  nisimura }
    238  1.2  nisimura #endif
    239