Home | History | Annotate | Line # | Download | only in include
userret.h revision 1.17
      1  1.17     matt /*	$NetBSD: userret.h,v 1.17 2011/01/18 01:02:54 matt Exp $	*/
      2   1.1      chs 
      3   1.1      chs /*
      4   1.1      chs  * Copyright (C) 1995, 1996 Wolfgang Solfrank.
      5   1.1      chs  * Copyright (C) 1995, 1996 TooLs GmbH.
      6   1.1      chs  * All rights reserved.
      7   1.1      chs  *
      8   1.1      chs  * Redistribution and use in source and binary forms, with or without
      9   1.1      chs  * modification, are permitted provided that the following conditions
     10   1.1      chs  * are met:
     11   1.1      chs  * 1. Redistributions of source code must retain the above copyright
     12   1.1      chs  *    notice, this list of conditions and the following disclaimer.
     13   1.1      chs  * 2. Redistributions in binary form must reproduce the above copyright
     14   1.1      chs  *    notice, this list of conditions and the following disclaimer in the
     15   1.1      chs  *    documentation and/or other materials provided with the distribution.
     16   1.1      chs  * 3. All advertising materials mentioning features or use of this software
     17   1.1      chs  *    must display the following acknowledgement:
     18   1.1      chs  *	This product includes software developed by TooLs GmbH.
     19   1.1      chs  * 4. The name of TooLs GmbH may not be used to endorse or promote products
     20   1.1      chs  *    derived from this software without specific prior written permission.
     21   1.1      chs  *
     22   1.1      chs  * THIS SOFTWARE IS PROVIDED BY TOOLS GMBH ``AS IS'' AND ANY EXPRESS OR
     23   1.1      chs  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     24   1.1      chs  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     25   1.1      chs  * IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
     26   1.1      chs  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
     27   1.1      chs  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
     28   1.1      chs  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
     29   1.1      chs  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
     30   1.1      chs  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
     31   1.1      chs  * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     32   1.1      chs  */
     33   1.1      chs 
     34   1.3      chs #include "opt_altivec.h"
     35   1.3      chs 
     36   1.5       cl #include <sys/userret.h>
     37   1.5       cl 
     38   1.3      chs #include <powerpc/fpu.h>
     39   1.3      chs 
     40   1.1      chs /*
     41   1.1      chs  * Define the code needed before returning to user mode, for
     42   1.1      chs  * trap and syscall.
     43   1.1      chs  */
     44  1.13    perry static __inline void
     45  1.17     matt userret(struct lwp *l, struct trapframe *tf)
     46   1.1      chs {
     47  1.17     matt #if defined(PPC_HAVE_FPU) || defined(ALTIVEC) || defined(PPC_HAVE_SPE)
     48   1.9     matt 	struct cpu_info * const ci = curcpu();
     49  1.15   simonb #endif
     50  1.17     matt 
     51  1.17     matt 	KASSERTMSG((tf == trapframe(curlwp)),
     52  1.17     matt 	    ("tf=%p, trapframe(curlwp)=%p\n", tf, trapframe(curlwp)));
     53   1.1      chs 
     54   1.5       cl 	/* Invoke MI userret code */
     55   1.5       cl 	mi_userret(l);
     56   1.4  thorpej 
     57  1.17     matt 	tf->tf_srr1 &= PSL_USERSRR1;	/* clear SRR1 status bits */
     58   1.1      chs 
     59   1.1      chs 	/*
     60   1.1      chs 	 * If someone stole the fp or vector unit while we were away,
     61   1.8     matt 	 * disable it.  Note that if the PSL FP/VEC bits aren't set, then
     62   1.8     matt 	 * we don't own it.
     63   1.1      chs 	 */
     64   1.3      chs #ifdef PPC_HAVE_FPU
     65  1.17     matt 	if ((tf->tf_srr1 & PSL_FP) &&
     66  1.17     matt 	    (l != ci->ci_fpulwp || l->l_md.md_fpucpu != ci)) {
     67  1.17     matt 		tf->tf_srr1 &= ~(PSL_FP|PSL_FE0|PSL_FE1);
     68   1.1      chs 	}
     69   1.1      chs #endif
     70   1.1      chs #ifdef ALTIVEC
     71   1.9     matt 	/*
     72   1.9     matt 	 * We need to manually restore PSL_VEC each time we return
     73   1.9     matt 	 * to user mode since PSL_VEC is not preserved in SRR1.
     74   1.9     matt 	 */
     75  1.17     matt 	if (tf->tf_srr1 & PSL_VEC) {
     76   1.9     matt 		if (l != ci->ci_veclwp)
     77  1.17     matt 			tf->tf_srr1 &= ~PSL_VEC;
     78   1.9     matt 	} else {
     79   1.9     matt 		if (l == ci->ci_veclwp)
     80  1.17     matt 			tf->tf_srr1 |= PSL_VEC;
     81   1.1      chs 	}
     82   1.1      chs 
     83   1.1      chs 	/*
     84   1.1      chs 	 * If the new process isn't the current AltiVec process on this
     85   1.6      wiz 	 * CPU, we need to stop any data streams that are active (since
     86   1.1      chs 	 * it will be a different address space).
     87   1.1      chs 	 */
     88   1.4  thorpej 	if (ci->ci_veclwp != NULL && ci->ci_veclwp != l) {
     89  1.12    perry 		__asm volatile("dssall;sync");
     90   1.1      chs 	}
     91   1.1      chs #endif
     92  1.17     matt #ifdef PPC_HAVE_SPE
     93  1.17     matt 	/*
     94  1.17     matt 	 * We need to manually restore PSL_SPV each time we return
     95  1.17     matt 	 * to user mode since PSL_SPV is not preserved in SRR1 since
     96  1.17     matt 	 * we don't include it in PSL_USERSRR1 to control its setting.
     97  1.17     matt 	 */
     98  1.17     matt 	if (tf->tf_srr1 & PSL_SPV) {
     99  1.17     matt 		if (l != ci->ci_veclwp)
    100  1.17     matt 			tf->tf_srr1 &= ~PSL_SPV;
    101  1.17     matt 	} else {
    102  1.17     matt 		if (l == ci->ci_veclwp)
    103  1.17     matt 			tf->tf_srr1 |= PSL_SPV;
    104  1.17     matt 	}
    105  1.17     matt #endif
    106   1.1      chs }
    107