Home | History | Annotate | Line # | Download | only in include
bscreg.h revision 1.2 
      1 /* $NetBSD: bscreg.h,v 1.2 1999/09/16 21:15:36 msaitoh Exp $ */
      2 
      3 /*-
      4  * Copyright (C) 1999 SAITOH Masanobu.  All rights reserved.
      5  *
      6  * Redistribution and use in source and binary forms, with or without
      7  * modification, are permitted provided that the following conditions
      8  * are met:
      9  * 1. Redistributions of source code must retain the above copyright
     10  *    notice, this list of conditions and the following disclaimer.
     11  * 2. Redistributions in binary form must reproduce the above copyright
     12  *    notice, this list of conditions and the following disclaimer in the
     13  *    documentation and/or other materials provided with the distribution.
     14  * 3. The name of the author may not be used to endorse or promote products
     15  *    derived from this software without specific prior written permission.
     16  *
     17  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     18  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     19  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     20  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     21  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     22  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     23  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     24  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     25  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
     26  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     27  */
     28 
     29 #ifndef _SH3_BSCREG_H_
     30 #define _SH3_BSCREG_H_
     31 
     32 /*
     33  * Bus State Controller
     34  */
     35 
     36 #if !defined(SH4)
     37 
     38 /* SH3 definitions */
     39 
     40 #define SHREG_BCR1	(*(volatile unsigned short *)	0xffffff60)
     41 #define SHREG_BCR2	(*(volatile unsigned short *)	0xffffff62)
     42 #define SHREG_WCR1	(*(volatile unsigned short *)	0xffffff64)
     43 #define SHREG_WCR2	(*(volatile unsigned short *)	0xffffff66)
     44 #define SHREG_MCR	(*(volatile unsigned short *)	0xffffff68)
     45 #define SHREG_DCR	(*(volatile unsigned short *)	0xffffff6a)
     46 #define SHREG_PCR	(*(volatile unsigned short *)	0xffffff6c)
     47 #define SHREG_RTCSR	(*(volatile unsigned short *)	0xffffff6e)
     48 #define SHREG_RTCNT	(*(volatile unsigned short *)	0xffffff70)
     49 #define SHREG_RTCOR	(*(volatile unsigned short *)	0xffffff72)
     50 #define SHREG_RFCR	(*(volatile unsigned short *)	0xffffff74)
     51 #define SHREG_BCR3	(*(volatile unsigned short *)	0xffffff7e)
     52 
     53 #else
     54 
     55 /* SH4 definitions */
     56 
     57 #define SHREG_BCR1	(*(volatile unsigned int *)	0xff800000)
     58 #define SHREG_BCR2	(*(volatile unsigned short *)	0xff800004)
     59 #define SHREG_WCR1	(*(volatile unsigned int *)	0xff800008)
     60 #define SHREG_WCR2	(*(volatile unsigned int *)	0xff80000c)
     61 #define SHREG_WCR3	(*(volatile unsigned int *)	0xff800010)
     62 #define SHREG_MCR	(*(volatile unsigned int *)	0xff800014)
     63 #define SHREG_PCR	(*(volatile unsigned short *)	0xff800018)
     64 #define SHREG_RTCSR	(*(volatile unsigned short *)	0xff80001c)
     65 #define SHREG_RTCNT	(*(volatile unsigned short *)	0xff800020)
     66 #define SHREG_RTCOR	(*(volatile unsigned short *)	0xff800024)
     67 #define SHREG_RFCR	(*(volatile unsigned short *)	0xff800028)
     68 
     69 #endif
     70 #endif	/* !_SH3_BSCREG_H_ */
     71