Home | History | Annotate | Line # | Download | only in include
param.h revision 1.23
      1 /*	$NetBSD: param.h,v 1.23 1996/03/31 22:18:16 pk Exp $ */
      2 
      3 /*
      4  * Copyright (c) 1992, 1993
      5  *	The Regents of the University of California.  All rights reserved.
      6  *
      7  * This software was developed by the Computer Systems Engineering group
      8  * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and
      9  * contributed to Berkeley.
     10  *
     11  * All advertising materials mentioning features or use of this software
     12  * must display the following acknowledgement:
     13  *	This product includes software developed by the University of
     14  *	California, Lawrence Berkeley Laboratory.
     15  *
     16  * Redistribution and use in source and binary forms, with or without
     17  * modification, are permitted provided that the following conditions
     18  * are met:
     19  * 1. Redistributions of source code must retain the above copyright
     20  *    notice, this list of conditions and the following disclaimer.
     21  * 2. Redistributions in binary form must reproduce the above copyright
     22  *    notice, this list of conditions and the following disclaimer in the
     23  *    documentation and/or other materials provided with the distribution.
     24  * 3. All advertising materials mentioning features or use of this software
     25  *    must display the following acknowledgement:
     26  *	This product includes software developed by the University of
     27  *	California, Berkeley and its contributors.
     28  * 4. Neither the name of the University nor the names of its contributors
     29  *    may be used to endorse or promote products derived from this software
     30  *    without specific prior written permission.
     31  *
     32  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
     33  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     34  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     35  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
     36  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     37  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     38  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     39  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     40  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     41  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     42  * SUCH DAMAGE.
     43  *
     44  *	@(#)param.h	8.1 (Berkeley) 6/11/93
     45  */
     46 /*
     47  * Sun4M support by Aaron Brown, Harvard University.
     48  * Changes Copyright (c) 1995 The President and Fellows of Harvard College.
     49  * All rights reserved.
     50  *
     51  * $Id: param.h,v 1.23 1996/03/31 22:18:16 pk Exp $
     52  */
     53 #define	_MACHINE	sparc
     54 #define	MACHINE		"sparc"
     55 #define	_MACHINE_ARCH	sparc
     56 #define	MACHINE_ARCH	"sparc"
     57 #define	MID_MACHINE	MID_SPARC
     58 
     59 #ifdef _KERNEL				/* XXX */
     60 #ifndef _LOCORE				/* XXX */
     61 #include <machine/cpu.h>		/* XXX */
     62 #endif					/* XXX */
     63 #endif					/* XXX */
     64 
     65 /*
     66  * Round p (pointer or byte index) up to a correctly-aligned value for
     67  * the machine's strictest data type.  The result is u_int and must be
     68  * cast to any desired pointer type.
     69  */
     70 #define	ALIGNBYTES	7
     71 #define	ALIGN(p)	(((u_int)(p) + ALIGNBYTES) & ~ALIGNBYTES)
     72 
     73 #define SUN4_PGSHIFT	13	/* for a sun4 machine */
     74 #define SUN4CM_PGSHIFT	12	/* for a sun4c or sun4m machine */
     75 
     76 /*
     77  * Three possible cases:
     78  * 	sun4 only		8192 bytes/page
     79  *	sun4c/sun4m only	4096 bytes/page
     80  *	sun4/sun4c/sun4m	either of the above
     81  *
     82  * In the later case NBPG, PGOFSET, and PGSHIFT are encoded in variables
     83  * initialized early in locore.s.  Since they are variables, rather than
     84  * simple constants, the kernel will not perform slighly worse.
     85  */
     86 #if defined(SUN4) && !defined(SUN4C) && !defined(SUN4M)
     87 #define	NBPG		8192		/* bytes/page */
     88 #define	PGOFSET		(NBPG-1)	/* byte offset into page */
     89 #define	PGSHIFT		SUN4_PGSHIFT	/* log2(NBPG) */
     90 #endif
     91 #if !defined(SUN4) && (defined(SUN4C) || defined(SUN4M))
     92 #define	NBPG		4096		/* bytes/page */
     93 #define	PGOFSET		(NBPG-1)	/* byte offset into page */
     94 #define	PGSHIFT		SUN4CM_PGSHIFT	/* log2(NBPG) */
     95 #endif
     96 #if defined(SUN4) && (defined(SUN4C) || defined(SUN4M))
     97 #if defined(_KERNEL) && !defined(_LOCORE)
     98 extern int nbpg, pgofset, pgshift;
     99 #endif
    100 #define	NBPG		nbpg		/* bytes/page */
    101 #define	PGOFSET		pgofset		/* byte offset into page */
    102 #define	PGSHIFT		pgshift		/* log2(NBPG) */
    103 #endif
    104 
    105 #define	KERNBASE	0xf8000000	/* start of kernel virtual space */
    106 #define	KERNTEXTOFF	0xf8004000	/* start of kernel text */
    107 
    108 #define	DEV_BSIZE	512
    109 #define	DEV_BSHIFT	9		/* log2(DEV_BSIZE) */
    110 #define	BLKDEV_IOSIZE	2048
    111 #define	MAXPHYS		(64 * 1024)
    112 
    113 #define	CLSIZE		1
    114 #define	CLSIZELOG2	0
    115 
    116 /* NOTE: SSIZE must be multiple of CLSIZE */
    117 #define	SSIZE		1		/* initial stack size in pages */
    118 #define	USPACE		8192
    119 
    120 /*
    121  * Constants related to network buffer management.
    122  * MCLBYTES must be no larger than CLBYTES (the software page size), and,
    123  * on machines that exchange pages of input or output buffers with mbuf
    124  * clusters (MAPPED_MBUFS), MCLBYTES must also be an integral multiple
    125  * of the hardware page size.
    126  */
    127 #define	MSIZE		128		/* size of an mbuf */
    128 #define	MCLBYTES	2048		/* enough for whole Ethernet packet */
    129 #define	MCLSHIFT	11		/* log2(MCLBYTES) */
    130 #define	MCLOFSET	(MCLBYTES - 1)
    131 
    132 #ifndef NMBCLUSTERS
    133 #ifdef GATEWAY
    134 #define	NMBCLUSTERS	512		/* map size, max cluster allocation */
    135 #else
    136 #define	NMBCLUSTERS	256		/* map size, max cluster allocation */
    137 #endif
    138 #endif
    139 
    140 /*
    141  * Size of kernel malloc arena in CLBYTES-sized logical pages.
    142  */
    143 #ifndef	NKMEMCLUSTERS
    144 #define	NKMEMCLUSTERS	(6 * 1024 * 1024 / CLBYTES)
    145 #endif
    146 
    147 /* pages ("clicks") to disk blocks */
    148 #define	ctod(x)		((x) << (PGSHIFT - DEV_BSHIFT))
    149 #define	dtoc(x)		((x) >> (PGSHIFT - DEV_BSHIFT))
    150 
    151 /* pages to bytes */
    152 #define	ctob(x)		((x) << PGSHIFT)
    153 #define	btoc(x)		(((x) + PGOFSET) >> PGSHIFT)
    154 
    155 /* bytes to disk blocks */
    156 #define	btodb(x)	((x) >> DEV_BSHIFT)
    157 #define	dbtob(x)	((x) << DEV_BSHIFT)
    158 
    159 /*
    160  * Map a ``block device block'' to a file system block.
    161  * This should be device dependent, and should use the bsize
    162  * field from the disk label.
    163  * For now though just use DEV_BSIZE.
    164  */
    165 #define	bdbtofsb(bn)	((bn) / (BLKDEV_IOSIZE / DEV_BSIZE))
    166 
    167 /*
    168  * dvmamap manages a range of DVMA addresses intended to create double
    169  * mappings of physical memory. In a way, `dvmamap' is a submap of the
    170  * VM map `phys_map'. The difference is the use of the `resource map'
    171  * routines to manage page allocation, allowing DVMA addresses to be
    172  * allocated and freed from within interrupt routines.
    173  *
    174  * Note that `phys_map' can still be used to allocate memory-backed pages
    175  * in DVMA space.
    176  */
    177 #ifdef _KERNEL
    178 #ifndef _LOCORE
    179 extern vm_offset_t	dvma_base;
    180 extern vm_offset_t	dvma_end;
    181 extern struct map	*dvmamap;
    182 /*
    183  * The dvma resource map is defined in page units, which are numbered 1 to N.
    184  * Use these macros to convert to/from virtual addresses.
    185  */
    186 #define rctov(n)		(ctob(((n)-1))+dvma_base)
    187 #define vtorc(v)		((btoc((v)-dvma_base))+1)
    188 
    189 extern caddr_t	kdvma_mapin __P((caddr_t, int, int));
    190 extern caddr_t	dvma_malloc __P((size_t, void *, int));
    191 extern void	dvma_free __P((caddr_t, size_t, void *));
    192 
    193 extern void	delay __P((unsigned int));
    194 #define	DELAY(n)	delay(n)
    195 
    196 extern int cputyp;
    197 extern int cpumod;
    198 extern int mmumod;
    199 
    200 #endif /* _LOCORE */
    201 #endif /* _KERNEL */
    202 
    203 /*
    204  * Values for the cputyp variable.
    205  */
    206 #define CPU_SUN4	0
    207 #define CPU_SUN4C	1
    208 #define CPU_SUN4M	2
    209 /*
    210  * Values for cpumod (cpu model) variable.  XXX currently valid only for sun4
    211  * or Sun4M
    212  */
    213 #define SUN4_100	0x22
    214 #define SUN4_200	0x21
    215 #define SUN4_300	0x23
    216 #define SUN4_400	0x24
    217 #define SUN4M_MS	0x04	/* MicroSPARC-II */
    218 #define SUN4M_SS	0x40	/* Generic SuperSPARC */
    219 #define SUN4M_HS	0x10	/* Generic ROSS sparc product (HyperSPARC) */
    220 #define SUN4M_RT620	0x1f	/* Ross HyperSPARC RT620 */
    221 #define SUN4M_STP1020N	0x41	/* TI SuperSPARC STP1020N */
    222 #define SUN4M_STP1020P	0x40	/* TI SuperSPARC STP1020P */
    223 #define SUN4M_STP1020A	0x40	/* TI SuperSPARC STP1020A */
    224 
    225 /* Values for mmumod (mmu model) variable. Valid only for Sun4M */
    226 #define	SUN4M_MMU_HS	0x1	/* ROSS HyperSparc */
    227 #define SUN4M_MMU_SS	0x0	/* TI SuperSPARC */
    228 #define SUN4M_MMU_MS1	0x4	/* MicroSPARC-I (??? XXX) */
    229 #define SUN4M_MMU_MS	0x0	/* MicroSPARC-II (ugh, conflicts w/SS) */
    230 
    231 /*
    232  * Shorthand CPU-type macros. Enumerate all eight cases.
    233  * Let compiler optimize away code conditional on constants.
    234  */
    235 #if   defined(SUN4M) && defined(SUN4C) && defined(SUN4)
    236 #	define CPU_ISSUN4M	(cputyp == CPU_SUN4M)
    237 #	define CPU_ISSUN4C	(cputyp == CPU_SUN4C)
    238 #	define CPU_ISSUN4	(cputyp == CPU_SUN4)
    239 #	define CPU_ISSUN4OR4C	(cputyp == CPU_SUN4 || cputyp == CPU_SUN4C)
    240 #	define CPU_ISSUN4COR4M	(cputyp == CPU_SUN4C || cputyp == CPU_SUN4M)
    241 #elif defined(SUN4M) && defined(SUN4C) && !defined(SUN4)
    242 #	define CPU_ISSUN4M	(cputyp == CPU_SUN4M)
    243 #	define CPU_ISSUN4C	(cputyp == CPU_SUN4C)
    244 #	define CPU_ISSUN4	(0)
    245 #	define CPU_ISSUN4OR4C	(cputyp == CPU_SUN4C)
    246 #	define CPU_ISSUN4COR4M	(cputyp == CPU_SUN4C || cputyp == CPU_SUN4M)
    247 #elif defined(SUN4M) && !defined(SUN4C) && defined(SUN4)
    248 #	define CPU_ISSUN4M	(cputyp == CPU_SUN4M)
    249 #	define CPU_ISSUN4C	(0)
    250 #	define CPU_ISSUN4	(cputyp == CPU_SUN4)
    251 #	define CPU_ISSUN4OR4C	(cputyp == CPU_SUN4)
    252 #	define CPU_ISSUN4COR4M	(cputyp == CPU_SUN4M)
    253 #elif defined(SUN4M) && !defined(SUN4C) && !defined(SUN4)
    254 #	define CPU_ISSUN4M	(1)
    255 #	define CPU_ISSUN4C	(0)
    256 #	define CPU_ISSUN4	(0)
    257 #	define CPU_ISSUN4OR4C	(0)
    258 #	define CPU_ISSUN4COR4M	(1)
    259 #elif !defined(SUN4M) && defined(SUN4C) && defined(SUN4)
    260 #	define CPU_ISSUN4M	(0)
    261 #	define CPU_ISSUN4C	(cputyp == CPU_SUN4C)
    262 #	define CPU_ISSUN4	(cputyp == CPU_SUN4)
    263 #	define CPU_ISSUN4OR4C	(1)
    264 #	define CPU_ISSUN4COR4M	(cputyp == CPU_SUN4C)
    265 #elif !defined(SUN4M) && defined(SUN4C) && !defined(SUN4)
    266 #	define CPU_ISSUN4M	(0)
    267 #	define CPU_ISSUN4C	(1)
    268 #	define CPU_ISSUN4	(0)
    269 #	define CPU_ISSUN4OR4C	(1)
    270 #	define CPU_ISSUN4COR4M	(1)
    271 #elif !defined(SUN4M) && !defined(SUN4C) && defined(SUN4)
    272 #	define CPU_ISSUN4M	(0)
    273 #	define CPU_ISSUN4C	(0)
    274 #	define CPU_ISSUN4	(1)
    275 #	define CPU_ISSUN4OR4C	(1)
    276 #	define CPU_ISSUN4COR4M	(0)
    277 #elif !defined(SUN4M) && !defined(SUN4C) && !defined(SUN4)
    278 #	define CPU_ISSUN4M	(0)
    279 #	define CPU_ISSUN4C	(0)
    280 #	define CPU_ISSUN4	(0)
    281 #	define CPU_ISSUN4OR4C	(0)
    282 #	define CPU_ISSUN4COR4M	(0)
    283 #endif
    284