Home | History | Annotate | Line # | Download | only in dev
iommuvar.h revision 1.1
      1  1.1  mrg /*	$NetBSD: iommuvar.h,v 1.1 1999/06/04 13:48:48 mrg Exp $	*/
      2  1.1  mrg 
      3  1.1  mrg /*
      4  1.1  mrg  * Copyright (c) 1999 Matthew R. Green
      5  1.1  mrg  * All rights reserved.
      6  1.1  mrg  *
      7  1.1  mrg  * Redistribution and use in source and binary forms, with or without
      8  1.1  mrg  * modification, are permitted provided that the following conditions
      9  1.1  mrg  * are met:
     10  1.1  mrg  * 1. Redistributions of source code must retain the above copyright
     11  1.1  mrg  *    notice, this list of conditions and the following disclaimer.
     12  1.1  mrg  * 2. Redistributions in binary form must reproduce the above copyright
     13  1.1  mrg  *    notice, this list of conditions and the following disclaimer in the
     14  1.1  mrg  *    documentation and/or other materials provided with the distribution.
     15  1.1  mrg  * 3. The name of the author may not be used to endorse or promote products
     16  1.1  mrg  *    derived from this software without specific prior written permission.
     17  1.1  mrg  *
     18  1.1  mrg  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     19  1.1  mrg  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     20  1.1  mrg  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     21  1.1  mrg  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     22  1.1  mrg  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
     23  1.1  mrg  * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
     24  1.1  mrg  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
     25  1.1  mrg  * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
     26  1.1  mrg  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     27  1.1  mrg  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     28  1.1  mrg  * SUCH DAMAGE.
     29  1.1  mrg  */
     30  1.1  mrg 
     31  1.1  mrg #ifndef _SPARC64_DEV_IOMMUVAR_H_
     32  1.1  mrg #define _SPARC64_DEV_IOMMUVAR_H_
     33  1.1  mrg 
     34  1.1  mrg /*
     35  1.1  mrg  * per-IOMMU state
     36  1.1  mrg  */
     37  1.1  mrg struct iommu_state {
     38  1.1  mrg 	paddr_t			is_ptsb;	/* TSB physical address */
     39  1.1  mrg 	int64_t			*is_tsb;	/* TSB virtual address */
     40  1.1  mrg 	int			is_tsbsize;	/* 0 = 8K, ... */
     41  1.1  mrg 	u_int			is_dvmabase;
     42  1.1  mrg 	int64_t			is_cr;		/* IOMMU control regiter value */
     43  1.1  mrg 	struct extent		*is_dvmamap;	/* DVMA map for this instance */
     44  1.1  mrg 
     45  1.1  mrg 	paddr_t			is_flushpa;	/* used to flush the SBUS */
     46  1.1  mrg 	/* Needs to be volatile or egcs optimizes away loads */
     47  1.1  mrg 	volatile int64_t	is_flush;
     48  1.1  mrg 
     49  1.1  mrg 	/* copies of our parents state, to allow us to be self contained */
     50  1.1  mrg 	bus_space_tag_t		is_bustag;	/* our bus tag */
     51  1.1  mrg 	struct iommureg		*is_iommu;	/* IOMMU registers */
     52  1.1  mrg 	struct iommu_strbuf	*is_sb;		/* streaming buffer */
     53  1.1  mrg };
     54  1.1  mrg 
     55  1.1  mrg /* interfaces for PCI/SBUS code */
     56  1.1  mrg void	iommu_init __P((char *, struct iommu_state *, int));
     57  1.1  mrg void	iommu_reset __P((struct iommu_state *));
     58  1.1  mrg 
     59  1.1  mrg #endif /* _SPARC64_DEV_IOMMUVAR_H_ */
     60