Home | History | Annotate | Line # | Download | only in include
param.h revision 1.18.2.2
      1  1.18.2.2  gwr /*
      2  1.18.2.2  gwr  * Copyright (c) 1994 Gordon W. Ross
      3  1.18.2.2  gwr  * Copyright (c) 1993 Adam Glass
      4  1.18.2.2  gwr  * Copyright (c) 1988 University of Utah.
      5  1.18.2.2  gwr  * Copyright (c) 1982, 1986, 1990, 1993
      6  1.18.2.2  gwr  *	The Regents of the University of California.  All rights reserved.
      7  1.18.2.2  gwr  *
      8  1.18.2.2  gwr  * This code is derived from software contributed to Berkeley by
      9  1.18.2.2  gwr  * the Systems Programming Group of the University of Utah Computer
     10  1.18.2.2  gwr  * Science Department.
     11  1.18.2.2  gwr  *
     12  1.18.2.2  gwr  * Redistribution and use in source and binary forms, with or without
     13  1.18.2.2  gwr  * modification, are permitted provided that the following conditions
     14  1.18.2.2  gwr  * are met:
     15  1.18.2.2  gwr  * 1. Redistributions of source code must retain the above copyright
     16  1.18.2.2  gwr  *    notice, this list of conditions and the following disclaimer.
     17  1.18.2.2  gwr  * 2. Redistributions in binary form must reproduce the above copyright
     18  1.18.2.2  gwr  *    notice, this list of conditions and the following disclaimer in the
     19  1.18.2.2  gwr  *    documentation and/or other materials provided with the distribution.
     20  1.18.2.2  gwr  * 3. All advertising materials mentioning features or use of this software
     21  1.18.2.2  gwr  *    must display the following acknowledgement:
     22  1.18.2.2  gwr  *	This product includes software developed by the University of
     23  1.18.2.2  gwr  *	California, Berkeley and its contributors.
     24  1.18.2.2  gwr  * 4. Neither the name of the University nor the names of its contributors
     25  1.18.2.2  gwr  *    may be used to endorse or promote products derived from this software
     26  1.18.2.2  gwr  *    without specific prior written permission.
     27  1.18.2.2  gwr  *
     28  1.18.2.2  gwr  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
     29  1.18.2.2  gwr  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     30  1.18.2.2  gwr  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     31  1.18.2.2  gwr  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
     32  1.18.2.2  gwr  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     33  1.18.2.2  gwr  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     34  1.18.2.2  gwr  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     35  1.18.2.2  gwr  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     36  1.18.2.2  gwr  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     37  1.18.2.2  gwr  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     38  1.18.2.2  gwr  * SUCH DAMAGE.
     39  1.18.2.2  gwr  *
     40  1.18.2.2  gwr  *	from: Utah Hdr: machparam.h 1.16 92/12/20
     41  1.18.2.2  gwr  *	from: @(#)param.h	8.1 (Berkeley) 6/10/93
     42  1.18.2.2  gwr  *	$Id: param.h,v 1.18.2.2 1994/09/20 16:31:04 gwr Exp $
     43  1.18.2.2  gwr  */
     44  1.18.2.2  gwr 
     45  1.18.2.2  gwr #ifndef	MACHINE
     46  1.18.2.2  gwr 
     47  1.18.2.2  gwr /*
     48  1.18.2.2  gwr  * Machine dependent constants for the Sun3 series.
     49  1.18.2.2  gwr  */
     50  1.18.2.2  gwr #define	MACHINE     "sun3"
     51  1.18.2.2  gwr #define	MACHINE_ARCH	"m68k"
     52  1.18.2.2  gwr #define MID_MACHINE MID_M68K
     53  1.18.2.2  gwr 
     54  1.18.2.2  gwr /*
     55  1.18.2.2  gwr  * Round p (pointer or byte index) up to a correctly-aligned value
     56  1.18.2.2  gwr  * for all data types (int, long, ...).   The result is u_int and
     57  1.18.2.2  gwr  * must be cast to any desired pointer type.
     58  1.18.2.2  gwr  */
     59  1.18.2.2  gwr #define	ALIGNBYTES	3
     60  1.18.2.2  gwr #define	ALIGN(p)	(((u_int)(p) + ALIGNBYTES) &~ ALIGNBYTES)
     61  1.18.2.2  gwr 
     62  1.18.2.2  gwr #define	NBPG		8192		/* bytes/page */
     63  1.18.2.2  gwr #define	PGOFSET		(NBPG-1)	/* byte offset into page */
     64  1.18.2.2  gwr #define	PGSHIFT		13		/* LOG2(NBPG) */
     65  1.18.2.2  gwr 
     66  1.18.2.2  gwr #define NBSG		0x20000	/* bytes/segment */
     67  1.18.2.2  gwr #define	SEGOFSET	(NBSG-1)	/* byte offset into segment */
     68  1.18.2.2  gwr #define SEGSHIFT	17	        /* LOG2(NBSG) */
     69  1.18.2.2  gwr 
     70  1.18.2.2  gwr #define	KERNBASE	0x0E000000	/* start of kernel virtual */
     71  1.18.2.2  gwr #define	BTOPKERNBASE	((u_long)KERNBASE >> PGSHIFT)
     72  1.18.2.2  gwr 
     73  1.18.2.2  gwr #define	DEV_BSIZE	512
     74  1.18.2.2  gwr #define	DEV_BSHIFT	9		/* log2(DEV_BSIZE) */
     75  1.18.2.2  gwr #define BLKDEV_IOSIZE	2048
     76  1.18.2.2  gwr #define	MAXPHYS		(64 * 1024)	/* max raw I/O transfer size */
     77  1.18.2.2  gwr 
     78  1.18.2.2  gwr #define	CLSIZE		1
     79  1.18.2.2  gwr #define	CLSIZELOG2	0
     80  1.18.2.2  gwr 
     81  1.18.2.2  gwr /* NOTE: SSIZE, SINCR and UPAGES must be multiples of CLSIZE */
     82  1.18.2.2  gwr #define	SSIZE		1		/* initial stack size/NBPG */
     83  1.18.2.2  gwr #define	SINCR		1		/* increment of stack/NBPG */
     84  1.18.2.2  gwr 
     85  1.18.2.2  gwr #define	UPAGES		3		/* pages of u-area */
     86  1.18.2.2  gwr 
     87  1.18.2.2  gwr /*
     88  1.18.2.2  gwr  * Constants related to network buffer management.
     89  1.18.2.2  gwr  * MCLBYTES must be no larger than CLBYTES (the software page size), and,
     90  1.18.2.2  gwr  * on machines that exchange pages of input or output buffers with mbuf
     91  1.18.2.2  gwr  * clusters (MAPPED_MBUFS), MCLBYTES must also be an integral multiple
     92  1.18.2.2  gwr  * of the hardware page size.
     93  1.18.2.2  gwr  */
     94  1.18.2.2  gwr #define	MSIZE		128		/* size of an mbuf */
     95  1.18.2.2  gwr #define	MCLBYTES	2048		/* large enough for ether MTU */
     96  1.18.2.2  gwr #define	MCLSHIFT	11
     97  1.18.2.2  gwr #define	MCLOFSET	(MCLBYTES - 1)
     98  1.18.2.2  gwr #ifndef NMBCLUSTERS
     99  1.18.2.2  gwr #ifdef GATEWAY
    100  1.18.2.2  gwr #define	NMBCLUSTERS	512		/* map size, max cluster allocation */
    101  1.18.2.2  gwr #else
    102  1.18.2.2  gwr #define	NMBCLUSTERS	256		/* map size, max cluster allocation */
    103  1.18.2.2  gwr #endif
    104  1.18.2.2  gwr #endif
    105  1.18.2.2  gwr 
    106  1.18.2.2  gwr /*
    107  1.18.2.2  gwr  * Size of kernel malloc arena in CLBYTES-sized logical pages
    108  1.18.2.2  gwr  */
    109  1.18.2.2  gwr #ifndef NKMEMCLUSTERS
    110  1.18.2.2  gwr #define	NKMEMCLUSTERS	(2048*1024/CLBYTES)
    111  1.18.2.2  gwr #endif
    112  1.18.2.2  gwr 
    113  1.18.2.2  gwr /* pages ("clicks") (4096 bytes) to disk blocks */
    114  1.18.2.2  gwr #define	ctod(x)	((x)<<(PGSHIFT-DEV_BSHIFT))
    115  1.18.2.2  gwr #define	dtoc(x)	((x)>>(PGSHIFT-DEV_BSHIFT))
    116  1.18.2.2  gwr #define	dtob(x)	((x)<<DEV_BSHIFT)
    117  1.18.2.2  gwr 
    118  1.18.2.2  gwr /* pages to bytes */
    119  1.18.2.2  gwr #define	ctob(x)	((x)<<PGSHIFT)
    120  1.18.2.2  gwr 
    121  1.18.2.2  gwr /* bytes to pages */
    122  1.18.2.2  gwr #define	btoc(x)	(((unsigned)(x)+(NBPG-1))>>PGSHIFT)
    123  1.18.2.2  gwr 
    124  1.18.2.2  gwr #define	btodb(bytes)	 		/* calculates (bytes / DEV_BSIZE) */ \
    125  1.18.2.2  gwr 	((unsigned)(bytes) >> DEV_BSHIFT)
    126  1.18.2.2  gwr #define	dbtob(db)			/* calculates (db * DEV_BSIZE) */ \
    127  1.18.2.2  gwr 	((unsigned)(db) << DEV_BSHIFT)
    128  1.18.2.2  gwr 
    129  1.18.2.2  gwr /*
    130  1.18.2.2  gwr  * Map a ``block device block'' to a file system block.
    131  1.18.2.2  gwr  * This should be device dependent, and should use the bsize
    132  1.18.2.2  gwr  * field from the disk label.
    133  1.18.2.2  gwr  * For now though just use DEV_BSIZE.
    134  1.18.2.2  gwr  */
    135  1.18.2.2  gwr #define	bdbtofsb(bn)	((bn) / (BLKDEV_IOSIZE/DEV_BSIZE))
    136  1.18.2.2  gwr 
    137  1.18.2.2  gwr /*
    138  1.18.2.2  gwr  * Mach derived conversion macros
    139  1.18.2.2  gwr  */
    140  1.18.2.2  gwr #define sun3_round_seg(x)	((((unsigned)(x)) + NBSG - 1) & ~(NBSG-1))
    141  1.18.2.2  gwr #define sun3_trunc_seg(x)	((unsigned)(x) & ~(NBSG-1))
    142  1.18.2.2  gwr #define sun3_round_up_seg(x)	(sun3_trunc_seg(x) + NBSG)
    143  1.18.2.2  gwr #define sun3_btos(x)		((unsigned)(x) >> SEGSHIFT)
    144  1.18.2.2  gwr #define sun3_stob(x)		((unsigned)(x) << SEGSHIFT)
    145  1.18.2.2  gwr 
    146  1.18.2.2  gwr #define sun3_round_page(x)	((((unsigned)(x)) + NBPG - 1) & ~(NBPG-1))
    147  1.18.2.2  gwr #define sun3_trunc_page(x)	((unsigned)(x) & ~(NBPG-1))
    148  1.18.2.2  gwr #define sun3_round_up_page(x)	(sun3_round_page(x) + NBPG)
    149  1.18.2.2  gwr #define sun3_btop(x)		((unsigned)(x) >> PGSHIFT)
    150  1.18.2.2  gwr #define sun3_ptob(x)		((unsigned)(x) << PGSHIFT)
    151  1.18.2.2  gwr 
    152  1.18.2.2  gwr /*
    153  1.18.2.2  gwr  * Suns have a REAL interrupt register, so spl0() and splx(s)
    154  1.18.2.2  gwr  * have no need to check for any simulated interrupts, etc.
    155  1.18.2.2  gwr  * All are done in-line (if optimization turned on).
    156  1.18.2.2  gwr  */
    157  1.18.2.2  gwr #include <machine/psl.h>
    158  1.18.2.2  gwr 
    159  1.18.2.2  gwr #ifdef __GNUC__
    160  1.18.2.2  gwr /*
    161  1.18.2.2  gwr  * This is as close to a macro as one can get.
    162  1.18.2.2  gwr  * (See the GCC extensions info document.)
    163  1.18.2.2  gwr  */
    164  1.18.2.2  gwr extern __inline__ int _spl(int new)
    165  1.18.2.2  gwr {
    166  1.18.2.2  gwr 	register int old;
    167  1.18.2.2  gwr 	__asm__ __volatile ("clrl %0; movw sr,%0; movw %1,sr" :
    168  1.18.2.2  gwr 						"&=d" (old) : "di" (new));
    169  1.18.2.2  gwr 	return (old);
    170  1.18.2.2  gwr }
    171  1.18.2.2  gwr #endif	/* GNUC */
    172  1.18.2.2  gwr 
    173  1.18.2.2  gwr #define spl0()  _spl(PSL_S|PSL_IPL0)
    174  1.18.2.2  gwr #define spl1()  _spl(PSL_S|PSL_IPL1)
    175  1.18.2.2  gwr #define spl2()  _spl(PSL_S|PSL_IPL2)
    176  1.18.2.2  gwr #define spl3()  _spl(PSL_S|PSL_IPL3)
    177  1.18.2.2  gwr #define spl4()  _spl(PSL_S|PSL_IPL4)
    178  1.18.2.2  gwr #define spl5()  _spl(PSL_S|PSL_IPL5)
    179  1.18.2.2  gwr #define spl6()  _spl(PSL_S|PSL_IPL6)
    180  1.18.2.2  gwr #define spl7()  _spl(PSL_S|PSL_IPL7)
    181  1.18.2.2  gwr #define splx(x)	_spl(x)
    182  1.18.2.2  gwr 
    183  1.18.2.2  gwr #define splsoftclock()  spl1()
    184  1.18.2.2  gwr #define splnet()        spl3()
    185  1.18.2.2  gwr #define splbio()        spl2()
    186  1.18.2.2  gwr #define splimp()        spl3()
    187  1.18.2.2  gwr #define spltty()        spl2()
    188  1.18.2.2  gwr #define splzs()         spl6()
    189  1.18.2.2  gwr #define splclock()      spl5()
    190  1.18.2.2  gwr #define splstatclock()  splclock()
    191  1.18.2.2  gwr #define splvm()         splimp()
    192  1.18.2.2  gwr #define splhigh()       spl7()
    193  1.18.2.2  gwr #define splsched()      spl7()
    194  1.18.2.2  gwr 
    195  1.18.2.2  gwr #ifdef KERNEL
    196  1.18.2.2  gwr #ifndef LOCORE
    197  1.18.2.2  gwr #define	DELAY(n)	delay(n)
    198  1.18.2.2  gwr #endif
    199  1.18.2.2  gwr 
    200  1.18.2.2  gwr #else
    201  1.18.2.2  gwr #define	DELAY(n)	{ register int N = (n); while (--N > 0); }
    202  1.18.2.2  gwr #endif
    203  1.18.2.2  gwr 
    204  1.18.2.2  gwr #endif	/* MACHINE */
    205