Home | History | Annotate | Line # | Download | only in mba
mbareg.h revision 1.3
      1 /*	$NetBSD: mbareg.h,v 1.3 1996/02/11 13:19:38 ragge Exp $ */
      2 /*
      3  * Copyright (c) 1994 Ludd, University of Lule}, Sweden
      4  * All rights reserved.
      5  *
      6  * Redistribution and use in source and binary forms, with or without
      7  * modification, are permitted provided that the following conditions
      8  * are met:
      9  * 1. Redistributions of source code must retain the above copyright
     10  *    notice, this list of conditions and the following disclaimer.
     11  * 2. Redistributions in binary form must reproduce the above copyright
     12  *    notice, this list of conditions and the following disclaimer in the
     13  *    documentation and/or other materials provided with the distribution.
     14  * 3. All advertising materials mentioning features or use of this software
     15  *    must display the following acknowledgement:
     16  *      This product includes software developed at Ludd, University of Lule}.
     17  * 4. The name of the author may not be used to endorse or promote products
     18  *    derived from this software without specific prior written permission
     19  *
     20  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     21  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     22  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     23  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     24  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     25  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     26  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     27  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     28  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
     29  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     30  */
     31 
     32 struct mba_hack {
     33 	u_int	pad1;
     34 	u_int	md_ds;		/* unit status */
     35 	u_int	pad4[2];
     36 	u_int	md_as;		/* Attention summary */
     37 	u_int	pad2;
     38 	u_int	md_dt;		/* unit type */
     39 	u_int	pad3[25];
     40 };
     41 
     42 struct mba_regs {
     43 	u_int	mba_csr;
     44 	u_int	mba_cr;
     45 	u_int	mba_sr;
     46 	u_int	mba_var;
     47 	u_int	mba_bc;
     48 	u_int	mba_dr;
     49 	u_int	mba_smr;
     50 	u_int	mba_car;
     51 	u_int	utrymme[248];
     52 	struct	mba_hack mba_md[8];	/* unit specific regs */
     53 	struct	pte mba_map[256];
     54 };
     55 
     56 /*
     57  * Different states which can be on massbus.
     58  */
     59 /* Write to mba_cr */
     60 #define	MBACR_IBC	0x10
     61 #define	MBACR_MMM	0x8
     62 #define	MBACR_IE	0x4
     63 #define	MBACR_ABORT	0x2
     64 #define	MBACR_INIT	0x1
     65 
     66 /* Read from mba_sr: */
     67 #define	MBASR_DTBUSY	0x80000000
     68 #define	MBASR_NRCONF	0x40000000
     69 #define	MBASR_CRD	0x20000000
     70 #define	MBASR_CBHUNG	0x800000
     71 #define MBASR_PGE	0x80000
     72 #define	MBASR_NED	0x40000		/* NonExistent Drive */
     73 #define	MBASR_MCPE	0x20000		/* Massbuss Control Parity Error */
     74 #define	MBASR_ATTN	0x10000		/* Attention from Massbus */
     75 #define	MBASR_SPE	0x4000		/* Silo Parity Error */
     76 #define MBASR_DTCMP	0x2000		/* Data Transfer CoMPleted */
     77 #define MBASR_DTABT	0x1000		/* Data Transfer ABorTed */
     78 #define MBASR_DLT	0x800		/* Data LaTe */
     79 #define MBASR_WCKUE	0x400		/* Write check upper error */
     80 #define	MBASR_WCKLE	0x200		/* Write check lower error */
     81 #define	MBASR_MXF	0x100		/* Miss transfer fault */
     82 #define	MBASR_MBEXC	0x80		/* Massbuss exception */
     83 #define	MBASR_MDPE	0x40		/* Massbuss data parity error */
     84 #define	MBASR_MAPPE	0x20		/* Page frame map parity error */
     85 #define	MBASR_INVMAP	0x10		/* Invalid map */
     86 #define MBASR_ERR_STAT	0x8		/* Error status */
     87 #define	MBASR_ERRC	0x4		/* Error confirmation */
     88 #define	MBASR_ISTIMO	0x2		/* Interface sequence timeout */
     89 #define	MBASR_RDTIMO	0x1		/* Read data timeout status */
     90 
     91 /* Definitions in mba_device md_ds */
     92 #define	MBADS_DPR	0x100		/* Unit present */
     93 
     94 /* Definitions in mba_device md_dt */
     95 #define	MBADT_RP04	0x10
     96 #define MBADT_RP05	0x11
     97 #define MBADT_RP06	0x12
     98 #define MBADT_RP07	0x22
     99 #define MBADT_RM02	0x15
    100 #define MBADT_RM03	0x14
    101 #define MBADT_RM05	0x17
    102 #define MBADT_RM80	0x16
    103 #define	MBADT_DRQ	0x800		/* Dual ported */
    104 #define	MBADT_MOH	0x2000		/* Moving head device */
    105