cpu.h revision 1.31
1 /* $NetBSD: cpu.h,v 1.31 2011/02/24 15:42:17 jruoho Exp $ */ 2 3 /*- 4 * Copyright (c) 1990 The Regents of the University of California. 5 * All rights reserved. 6 * 7 * This code is derived from software contributed to Berkeley by 8 * William Jolitz. 9 * 10 * Redistribution and use in source and binary forms, with or without 11 * modification, are permitted provided that the following conditions 12 * are met: 13 * 1. Redistributions of source code must retain the above copyright 14 * notice, this list of conditions and the following disclaimer. 15 * 2. Redistributions in binary form must reproduce the above copyright 16 * notice, this list of conditions and the following disclaimer in the 17 * documentation and/or other materials provided with the distribution. 18 * 3. Neither the name of the University nor the names of its contributors 19 * may be used to endorse or promote products derived from this software 20 * without specific prior written permission. 21 * 22 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND 23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 25 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE 26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 27 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 28 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 29 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 30 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 31 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 32 * SUCH DAMAGE. 33 * 34 * @(#)cpu.h 5.4 (Berkeley) 5/9/91 35 */ 36 37 #ifndef _X86_CPU_H_ 38 #define _X86_CPU_H_ 39 40 #if defined(_KERNEL) || defined(_KMEMUSER) 41 #if defined(_KERNEL_OPT) 42 #include "opt_xen.h" 43 #ifdef i386 44 #include "opt_user_ldt.h" 45 #include "opt_vm86.h" 46 #endif 47 #endif 48 49 /* 50 * Definitions unique to x86 cpu support. 51 */ 52 #include <machine/frame.h> 53 #include <machine/pte.h> 54 #include <machine/segments.h> 55 #include <machine/tss.h> 56 #include <machine/intrdefs.h> 57 58 #include <x86/cacheinfo.h> 59 60 #include <sys/cpu_data.h> 61 #include <sys/evcnt.h> 62 #include <sys/device_if.h> /* for device_t */ 63 64 struct intrsource; 65 struct pmap; 66 struct device; 67 68 #ifdef __x86_64__ 69 #define i386tss x86_64_tss 70 #endif 71 72 #define NIOPORTS 1024 /* # of ports we allow to be mapped */ 73 #define IOMAPSIZE (NIOPORTS / 8) /* I/O bitmap size in bytes */ 74 75 /* 76 * a bunch of this belongs in cpuvar.h; move it later.. 77 */ 78 79 struct cpu_info { 80 struct cpu_data ci_data; /* MI per-cpu data */ 81 device_t ci_dev; /* pointer to our device */ 82 struct cpu_info *ci_self; /* self-pointer */ 83 volatile struct vcpu_info *ci_vcpu; /* for XEN */ 84 void *ci_tlog_base; /* Trap log base */ 85 int32_t ci_tlog_offset; /* Trap log current offset */ 86 87 /* 88 * Will be accessed by other CPUs. 89 */ 90 struct cpu_info *ci_next; /* next cpu */ 91 struct lwp *ci_curlwp; /* current owner of the processor */ 92 struct pmap_cpu *ci_pmap_cpu; /* per-CPU pmap data */ 93 struct lwp *ci_fpcurlwp; /* current owner of the FPU */ 94 int ci_fpsaving; /* save in progress */ 95 int ci_fpused; /* XEN: FPU was used by curlwp */ 96 cpuid_t ci_cpuid; /* our CPU ID */ 97 int ci_cpumask; /* (1 << CPU ID) */ 98 uint32_t ci_acpiid; /* our ACPI/MADT ID */ 99 uint32_t ci_initapicid; /* our intitial APIC ID */ 100 101 /* 102 * Private members. 103 */ 104 struct evcnt ci_tlb_evcnt; /* tlb shootdown counter */ 105 struct pmap *ci_pmap; /* current pmap */ 106 int ci_need_tlbwait; /* need to wait for TLB invalidations */ 107 int ci_want_pmapload; /* pmap_load() is needed */ 108 volatile int ci_tlbstate; /* one of TLBSTATE_ states. see below */ 109 #define TLBSTATE_VALID 0 /* all user tlbs are valid */ 110 #define TLBSTATE_LAZY 1 /* tlbs are valid but won't be kept uptodate */ 111 #define TLBSTATE_STALE 2 /* we might have stale user tlbs */ 112 int ci_curldt; /* current LDT descriptor */ 113 int ci_nintrhand; /* number of H/W interrupt handlers */ 114 uint64_t ci_scratch; 115 116 #ifdef XEN 117 struct iplsource *ci_isources[NIPL]; 118 #else 119 struct intrsource *ci_isources[MAX_INTR_SOURCES]; 120 #endif 121 volatile int ci_mtx_count; /* Negative count of spin mutexes */ 122 volatile int ci_mtx_oldspl; /* Old SPL at this ci_idepth */ 123 124 /* The following must be aligned for cmpxchg8b. */ 125 struct { 126 uint32_t ipending; 127 int ilevel; 128 } ci_istate __aligned(8); 129 #define ci_ipending ci_istate.ipending 130 #define ci_ilevel ci_istate.ilevel 131 132 int ci_idepth; 133 void * ci_intrstack; 134 uint32_t ci_imask[NIPL]; 135 uint32_t ci_iunmask[NIPL]; 136 137 uint32_t ci_flags; /* flags; see below */ 138 uint32_t ci_ipis; /* interprocessor interrupts pending */ 139 uint32_t sc_apic_version; /* local APIC version */ 140 141 uint32_t ci_signature; /* X86 cpuid type */ 142 uint32_t ci_vendor[4]; /* vendor string */ 143 uint32_t ci_cpu_serial[3]; /* PIII serial number */ 144 volatile uint32_t ci_lapic_counter; 145 146 uint32_t ci_feat_val[5]; /* X86 CPUID feature bits 147 * [0] basic features %edx 148 * [1] basic features %ecx 149 * [2] extended features %edx 150 * [3] extended features %ecx 151 * [4] VIA padlock features 152 */ 153 154 const struct cpu_functions *ci_func; /* start/stop functions */ 155 struct trapframe *ci_ddb_regs; 156 157 u_int ci_cflush_lsize; /* CFLUSH insn line size */ 158 struct x86_cache_info ci_cinfo[CAI_COUNT]; 159 160 union descriptor *ci_gdt; 161 162 #ifdef i386 163 struct i386tss ci_doubleflt_tss; 164 struct i386tss ci_ddbipi_tss; 165 #endif 166 167 #ifdef PAE 168 uint32_t ci_pae_l3_pdirpa; /* PA of L3 PD */ 169 pd_entry_t * ci_pae_l3_pdir; /* VA pointer to L3 PD */ 170 #endif 171 172 #if defined(XEN) && defined(__x86_64__) 173 /* Currently active user PGD (can't use rcr3() with Xen) */ 174 paddr_t ci_xen_current_user_pgd; 175 #endif 176 177 char *ci_doubleflt_stack; 178 char *ci_ddbipi_stack; 179 180 struct evcnt ci_ipi_events[X86_NIPI]; 181 182 device_t ci_frequency; /* Frequency scaling technology */ 183 device_t ci_padlock; /* VIA PadLock private storage */ 184 device_t ci_temperature; /* Intel coretemp(4) or equivalent */ 185 186 struct i386tss ci_tss; /* Per-cpu TSS; shared among LWPs */ 187 char ci_iomap[IOMAPSIZE]; /* I/O Bitmap */ 188 int ci_tss_sel; /* TSS selector of this cpu */ 189 190 /* 191 * The following two are actually region_descriptors, 192 * but that would pollute the namespace. 193 */ 194 uintptr_t ci_suspend_gdt; 195 uint16_t ci_suspend_gdt_padding; 196 uintptr_t ci_suspend_idt; 197 uint16_t ci_suspend_idt_padding; 198 199 uint16_t ci_suspend_tr; 200 uint16_t ci_suspend_ldt; 201 uintptr_t ci_suspend_fs; 202 uintptr_t ci_suspend_gs; 203 uintptr_t ci_suspend_kgs; 204 uintptr_t ci_suspend_efer; 205 uintptr_t ci_suspend_reg[12]; 206 uintptr_t ci_suspend_cr0; 207 uintptr_t ci_suspend_cr2; 208 uintptr_t ci_suspend_cr3; 209 uintptr_t ci_suspend_cr4; 210 uintptr_t ci_suspend_cr8; 211 212 /* The following must be in a single cache line. */ 213 int ci_want_resched __aligned(64); 214 int ci_padout __aligned(64); 215 }; 216 217 /* 218 * Macros to handle (some) trapframe registers for common x86 code. 219 */ 220 #ifdef __x86_64__ 221 #define X86_TF_RAX(tf) tf->tf_rax 222 #define X86_TF_RDX(tf) tf->tf_rdx 223 #define X86_TF_RSP(tf) tf->tf_rsp 224 #define X86_TF_RIP(tf) tf->tf_rip 225 #define X86_TF_RFLAGS(tf) tf->tf_rflags 226 #else 227 #define X86_TF_RAX(tf) tf->tf_eax 228 #define X86_TF_RDX(tf) tf->tf_edx 229 #define X86_TF_RSP(tf) tf->tf_esp 230 #define X86_TF_RIP(tf) tf->tf_eip 231 #define X86_TF_RFLAGS(tf) tf->tf_eflags 232 #endif 233 234 /* 235 * Processor flag notes: The "primary" CPU has certain MI-defined 236 * roles (mostly relating to hardclock handling); we distinguish 237 * betwen the processor which booted us, and the processor currently 238 * holding the "primary" role just to give us the flexibility later to 239 * change primaries should we be sufficiently twisted. 240 */ 241 242 #define CPUF_BSP 0x0001 /* CPU is the original BSP */ 243 #define CPUF_AP 0x0002 /* CPU is an AP */ 244 #define CPUF_SP 0x0004 /* CPU is only processor */ 245 #define CPUF_PRIMARY 0x0008 /* CPU is active primary processor */ 246 247 #define CPUF_SYNCTSC 0x0800 /* Synchronize TSC */ 248 #define CPUF_PRESENT 0x1000 /* CPU is present */ 249 #define CPUF_RUNNING 0x2000 /* CPU is running */ 250 #define CPUF_PAUSE 0x4000 /* CPU is paused in DDB */ 251 #define CPUF_GO 0x8000 /* CPU should start running */ 252 253 /* 254 * We statically allocate the CPU info for the primary CPU (or, 255 * the only CPU on uniprocessors), and the primary CPU is the 256 * first CPU on the CPU info list. 257 */ 258 extern struct cpu_info cpu_info_primary; 259 extern struct cpu_info *cpu_info_list; 260 261 #define CPU_INFO_ITERATOR int 262 #define CPU_INFO_FOREACH(cii, ci) cii = 0, ci = cpu_info_list; \ 263 ci != NULL; ci = ci->ci_next 264 265 #define CPU_STARTUP(_ci, _target) ((_ci)->ci_func->start(_ci, _target)) 266 #define CPU_STOP(_ci) ((_ci)->ci_func->stop(_ci)) 267 #define CPU_START_CLEANUP(_ci) ((_ci)->ci_func->cleanup(_ci)) 268 269 #if !defined(__GNUC__) || defined(_MODULE) 270 /* For non-GCC and modules */ 271 struct cpu_info *x86_curcpu(void); 272 void cpu_set_curpri(int); 273 # ifdef __GNUC__ 274 lwp_t *x86_curlwp(void) __attribute__ ((const)); 275 # else 276 lwp_t *x86_curlwp(void); 277 # endif 278 #endif 279 280 #define cpu_number() (cpu_index(curcpu())) 281 282 #define CPU_IS_PRIMARY(ci) ((ci)->ci_flags & CPUF_PRIMARY) 283 284 #define X86_AST_GENERIC 0x01 285 #define X86_AST_PREEMPT 0x02 286 287 #define aston(l, why) ((l)->l_md.md_astpending |= (why)) 288 #define cpu_did_resched(l) ((l)->l_md.md_astpending &= ~X86_AST_PREEMPT) 289 290 void cpu_boot_secondary_processors(void); 291 void cpu_init_idle_lwps(void); 292 void cpu_init_msrs(struct cpu_info *, bool); 293 void cpu_load_pmap(struct pmap *); 294 295 extern uint32_t cpus_attached; 296 #ifndef XEN 297 #define curcpu() x86_curcpu() 298 #define curlwp x86_curlwp() 299 #else 300 /* XXX initgdt() calls pmap_kenter_pa() which calls splvm() before %fs is set */ 301 #define curcpu() (&cpu_info_primary) 302 #define curlwp curcpu()->ci_curlwp 303 #endif 304 #define curpcb ((struct pcb *)lwp_getpcb(curlwp)) 305 306 /* 307 * Arguments to hardclock, softclock and statclock 308 * encapsulate the previous machine state in an opaque 309 * clockframe; for now, use generic intrframe. 310 */ 311 struct clockframe { 312 struct intrframe cf_if; 313 }; 314 315 /* 316 * Give a profiling tick to the current process when the user profiling 317 * buffer pages are invalid. On the i386, request an ast to send us 318 * through trap(), marking the proc as needing a profiling tick. 319 */ 320 extern void cpu_need_proftick(struct lwp *l); 321 322 /* 323 * Notify the LWP l that it has a signal pending, process as soon as 324 * possible. 325 */ 326 extern void cpu_signotify(struct lwp *); 327 328 /* 329 * We need a machine-independent name for this. 330 */ 331 extern void (*delay_func)(unsigned int); 332 struct timeval; 333 334 #define DELAY(x) (*delay_func)(x) 335 #define delay(x) (*delay_func)(x) 336 337 extern int biosbasemem; 338 extern int biosextmem; 339 extern int cpu; 340 extern int cpuid_level; 341 extern int cpu_class; 342 extern char cpu_brand_string[]; 343 344 extern int i386_use_fxsave; 345 extern int i386_use_pae; 346 extern int i386_has_sse; 347 extern int i386_has_sse2; 348 349 extern void (*x86_cpu_idle)(void); 350 #define cpu_idle() (*x86_cpu_idle)() 351 352 /* machdep.c */ 353 void dumpconf(void); 354 void cpu_reset(void); 355 void i386_proc0_tss_ldt_init(void); 356 void dumpconf(void); 357 void cpu_reset(void); 358 void x86_64_proc0_tss_ldt_init(void); 359 void x86_64_init_pcb_tss_ldt(struct cpu_info *); 360 361 /* longrun.c */ 362 u_int tmx86_get_longrun_mode(void); 363 void tmx86_get_longrun_status(u_int *, u_int *, u_int *); 364 void tmx86_init_longrun(void); 365 366 /* identcpu.c */ 367 void cpu_probe(struct cpu_info *); 368 void cpu_identify(struct cpu_info *); 369 370 /* cpu_topology.c */ 371 void x86_cpu_topology(struct cpu_info *); 372 373 /* vm_machdep.c */ 374 void cpu_proc_fork(struct proc *, struct proc *); 375 376 /* locore.s */ 377 struct region_descriptor; 378 void lgdt(struct region_descriptor *); 379 #ifdef XEN 380 void lgdt_finish(void); 381 void i386_switch_context(lwp_t *); 382 #endif 383 384 struct pcb; 385 void savectx(struct pcb *); 386 void lwp_trampoline(void); 387 void child_trampoline(void); 388 #ifdef XEN 389 void startrtclock(void); 390 void xen_delay(unsigned int); 391 void xen_initclocks(void); 392 #else 393 /* clock.c */ 394 void initrtclock(u_long); 395 void startrtclock(void); 396 void i8254_delay(unsigned int); 397 void i8254_microtime(struct timeval *); 398 void i8254_initclocks(void); 399 #endif 400 401 /* cpu.c */ 402 403 void cpu_probe_features(struct cpu_info *); 404 405 /* npx.c */ 406 void npxsave_lwp(struct lwp *, bool); 407 void npxsave_cpu(bool); 408 409 /* vm_machdep.c */ 410 paddr_t kvtop(void *); 411 412 #ifdef USER_LDT 413 /* sys_machdep.h */ 414 int x86_get_ldt(struct lwp *, void *, register_t *); 415 int x86_set_ldt(struct lwp *, void *, register_t *); 416 #endif 417 418 /* isa_machdep.c */ 419 void isa_defaultirq(void); 420 int isa_nmi(void); 421 422 #ifdef VM86 423 /* vm86.c */ 424 void vm86_gpfault(struct lwp *, int); 425 #endif /* VM86 */ 426 427 /* consinit.c */ 428 void kgdb_port_init(void); 429 430 /* bus_machdep.c */ 431 void x86_bus_space_init(void); 432 void x86_bus_space_mallocok(void); 433 434 #include <machine/psl.h> /* Must be after struct cpu_info declaration */ 435 436 #endif /* _KERNEL || __KMEMUSER */ 437 438 #if defined(_KERNEL) || defined(_STANDALONE) 439 #include <sys/types.h> 440 #else 441 #include <stdbool.h> 442 #endif /* _KERNEL || _STANDALONE */ 443 444 /* 445 * CTL_MACHDEP definitions. 446 */ 447 #define CPU_CONSDEV 1 /* dev_t: console terminal device */ 448 #define CPU_BIOSBASEMEM 2 /* int: bios-reported base mem (K) */ 449 #define CPU_BIOSEXTMEM 3 /* int: bios-reported ext. mem (K) */ 450 /* CPU_NKPDE 4 obsolete: int: number of kernel PDEs */ 451 #define CPU_BOOTED_KERNEL 5 /* string: booted kernel name */ 452 #define CPU_DISKINFO 6 /* struct disklist *: 453 * disk geometry information */ 454 #define CPU_FPU_PRESENT 7 /* int: FPU is present */ 455 #define CPU_OSFXSR 8 /* int: OS uses FXSAVE/FXRSTOR */ 456 #define CPU_SSE 9 /* int: OS/CPU supports SSE */ 457 #define CPU_SSE2 10 /* int: OS/CPU supports SSE2 */ 458 #define CPU_TMLR_MODE 11 /* int: longrun mode 459 * 0: minimum frequency 460 * 1: economy 461 * 2: performance 462 * 3: maximum frequency 463 */ 464 #define CPU_TMLR_FREQUENCY 12 /* int: current frequency */ 465 #define CPU_TMLR_VOLTAGE 13 /* int: curret voltage */ 466 #define CPU_TMLR_PERCENTAGE 14 /* int: current clock percentage */ 467 #define CPU_MAXID 15 /* number of valid machdep ids */ 468 469 /* 470 * Structure for CPU_DISKINFO sysctl call. 471 * XXX this should be somewhere else. 472 */ 473 #define MAX_BIOSDISKS 16 474 475 struct disklist { 476 int dl_nbiosdisks; /* number of bios disks */ 477 struct biosdisk_info { 478 int bi_dev; /* BIOS device # (0x80 ..) */ 479 int bi_cyl; /* cylinders on disk */ 480 int bi_head; /* heads per track */ 481 int bi_sec; /* sectors per track */ 482 uint64_t bi_lbasecs; /* total sec. (iff ext13) */ 483 #define BIFLAG_INVALID 0x01 484 #define BIFLAG_EXTINT13 0x02 485 int bi_flags; 486 } dl_biosdisks[MAX_BIOSDISKS]; 487 488 int dl_nnativedisks; /* number of native disks */ 489 struct nativedisk_info { 490 char ni_devname[16]; /* native device name */ 491 int ni_nmatches; /* # of matches w/ BIOS */ 492 int ni_biosmatches[MAX_BIOSDISKS]; /* indices in dl_biosdisks */ 493 } dl_nativedisks[1]; /* actually longer */ 494 }; 495 #endif /* !_X86_CPU_H_ */ 496
Indexes created Fri Sep 26 08:10:20 GMT 2025