Home | History | Annotate | Line # | Download | only in pci
pcib.c revision 1.7
      1  1.7    cegger /*	$NetBSD: pcib.c,v 1.7 2008/08/04 06:01:18 cegger Exp $	*/
      2  1.1   xtraeme 
      3  1.1   xtraeme /*-
      4  1.1   xtraeme  * Copyright (c) 1996, 1998 The NetBSD Foundation, Inc.
      5  1.1   xtraeme  * All rights reserved.
      6  1.1   xtraeme  *
      7  1.1   xtraeme  * This code is derived from software contributed to The NetBSD Foundation
      8  1.1   xtraeme  * by Jason R. Thorpe.
      9  1.1   xtraeme  *
     10  1.1   xtraeme  * Redistribution and use in source and binary forms, with or without
     11  1.1   xtraeme  * modification, are permitted provided that the following conditions
     12  1.1   xtraeme  * are met:
     13  1.1   xtraeme  * 1. Redistributions of source code must retain the above copyright
     14  1.1   xtraeme  *    notice, this list of conditions and the following disclaimer.
     15  1.1   xtraeme  * 2. Redistributions in binary form must reproduce the above copyright
     16  1.1   xtraeme  *    notice, this list of conditions and the following disclaimer in the
     17  1.1   xtraeme  *    documentation and/or other materials provided with the distribution.
     18  1.1   xtraeme  *
     19  1.1   xtraeme  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     20  1.1   xtraeme  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     21  1.1   xtraeme  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     22  1.1   xtraeme  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     23  1.1   xtraeme  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     24  1.1   xtraeme  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     25  1.1   xtraeme  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     26  1.1   xtraeme  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     27  1.1   xtraeme  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     28  1.1   xtraeme  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     29  1.1   xtraeme  * POSSIBILITY OF SUCH DAMAGE.
     30  1.1   xtraeme  */
     31  1.1   xtraeme 
     32  1.1   xtraeme #include <sys/cdefs.h>
     33  1.7    cegger __KERNEL_RCSID(0, "$NetBSD: pcib.c,v 1.7 2008/08/04 06:01:18 cegger Exp $");
     34  1.1   xtraeme 
     35  1.1   xtraeme #include <sys/types.h>
     36  1.1   xtraeme #include <sys/param.h>
     37  1.1   xtraeme #include <sys/systm.h>
     38  1.1   xtraeme #include <sys/device.h>
     39  1.1   xtraeme 
     40  1.1   xtraeme #include <machine/bus.h>
     41  1.1   xtraeme 
     42  1.1   xtraeme #include <dev/isa/isavar.h>
     43  1.1   xtraeme 
     44  1.1   xtraeme #include <dev/pci/pcivar.h>
     45  1.1   xtraeme #include <dev/pci/pcireg.h>
     46  1.1   xtraeme 
     47  1.1   xtraeme #include <dev/pci/pcidevs.h>
     48  1.1   xtraeme 
     49  1.1   xtraeme #include "isa.h"
     50  1.5    martin #include "pcibvar.h"
     51  1.2  jmcneill 
     52  1.7    cegger int	pcibmatch(device_t, cfdata_t, void *);
     53  1.3    dyoung void	pcibattach(device_t, device_t, void *);
     54  1.3    dyoung int	pcibdetach(device_t, int);
     55  1.3    dyoung void	pcibchilddet(device_t, device_t);
     56  1.1   xtraeme 
     57  1.3    dyoung CFATTACH_DECL2_NEW(pcib, sizeof(struct pcib_softc),
     58  1.3    dyoung     pcibmatch, pcibattach, pcibdetach, NULL, NULL, pcibchilddet);
     59  1.1   xtraeme 
     60  1.3    dyoung void	pcib_callback(device_t);
     61  1.1   xtraeme 
     62  1.1   xtraeme int
     63  1.7    cegger pcibmatch(device_t parent, cfdata_t match, void *aux)
     64  1.1   xtraeme {
     65  1.1   xtraeme 	struct pci_attach_args *pa = aux;
     66  1.1   xtraeme 
     67  1.1   xtraeme #if 0
     68  1.1   xtraeme 	/*
     69  1.1   xtraeme 	 * PCI-ISA bridges are matched on class/subclass.
     70  1.1   xtraeme 	 * This list contains only the bridges where correct
     71  1.1   xtraeme 	 * (or incorrect) behaviour is not yet confirmed.
     72  1.1   xtraeme 	 */
     73  1.1   xtraeme 	switch (PCI_VENDOR(pa->pa_id)) {
     74  1.1   xtraeme 	case PCI_VENDOR_INTEL:
     75  1.1   xtraeme 		switch (PCI_PRODUCT(pa->pa_id)) {
     76  1.1   xtraeme 		case PCI_PRODUCT_INTEL_82426EX:
     77  1.1   xtraeme 		case PCI_PRODUCT_INTEL_82380AB:
     78  1.1   xtraeme 			return (1);
     79  1.1   xtraeme 		}
     80  1.1   xtraeme 		break;
     81  1.1   xtraeme 
     82  1.1   xtraeme 	case PCI_VENDOR_UMC:
     83  1.1   xtraeme 		switch (PCI_PRODUCT(pa->pa_id)) {
     84  1.1   xtraeme 		case PCI_PRODUCT_UMC_UM8886F:
     85  1.1   xtraeme 		case PCI_PRODUCT_UMC_UM82C886:
     86  1.1   xtraeme 			return (1);
     87  1.1   xtraeme 		}
     88  1.1   xtraeme 		break;
     89  1.1   xtraeme 	case PCI_VENDOR_ALI:
     90  1.1   xtraeme 		switch (PCI_PRODUCT(pa->pa_id)) {
     91  1.1   xtraeme 		case PCI_PRODUCT_ALI_M1449:
     92  1.1   xtraeme 		case PCI_PRODUCT_ALI_M1543:
     93  1.1   xtraeme 			return (1);
     94  1.1   xtraeme 		}
     95  1.1   xtraeme 		break;
     96  1.1   xtraeme 	case PCI_VENDOR_COMPAQ:
     97  1.1   xtraeme 		switch (PCI_PRODUCT(pa->pa_id)) {
     98  1.1   xtraeme 		case PCI_PRODUCT_COMPAQ_PCI_ISA_BRIDGE:
     99  1.1   xtraeme 			return (1);
    100  1.1   xtraeme 		}
    101  1.1   xtraeme 		break;
    102  1.1   xtraeme 	case PCI_VENDOR_VIATECH:
    103  1.1   xtraeme 		switch (PCI_PRODUCT(pa->pa_id)) {
    104  1.1   xtraeme 		case PCI_PRODUCT_VIATECH_VT82C570MV:
    105  1.1   xtraeme 		case PCI_PRODUCT_VIATECH_VT82C586_ISA:
    106  1.1   xtraeme 			return (1);
    107  1.1   xtraeme 		}
    108  1.1   xtraeme 		break;
    109  1.1   xtraeme 	}
    110  1.1   xtraeme #endif
    111  1.1   xtraeme 
    112  1.1   xtraeme 	/*
    113  1.1   xtraeme 	 * some special cases:
    114  1.1   xtraeme 	 */
    115  1.1   xtraeme 	switch (PCI_VENDOR(pa->pa_id)) {
    116  1.1   xtraeme 	case PCI_VENDOR_INTEL:
    117  1.1   xtraeme 		switch (PCI_PRODUCT(pa->pa_id)) {
    118  1.1   xtraeme 		case PCI_PRODUCT_INTEL_SIO:
    119  1.1   xtraeme 			/*
    120  1.1   xtraeme 			 * The Intel SIO identifies itself as a
    121  1.1   xtraeme 			 * miscellaneous prehistoric.
    122  1.1   xtraeme 			 */
    123  1.1   xtraeme 		case PCI_PRODUCT_INTEL_82371MX:
    124  1.1   xtraeme 			/*
    125  1.1   xtraeme 			 * The Intel 82371MX identifies itself erroneously as a
    126  1.1   xtraeme 			 * miscellaneous bridge.
    127  1.1   xtraeme 			 */
    128  1.1   xtraeme 		case PCI_PRODUCT_INTEL_82371AB_ISA:
    129  1.1   xtraeme 			/*
    130  1.1   xtraeme 			 * Some Intel 82371AB PCI-ISA bridge identifies
    131  1.1   xtraeme 			 * itself as miscellaneous bridge.
    132  1.1   xtraeme 			 */
    133  1.1   xtraeme 			return (1);
    134  1.1   xtraeme 		}
    135  1.1   xtraeme 		break;
    136  1.1   xtraeme 	case PCI_VENDOR_SIS:
    137  1.1   xtraeme 		switch (PCI_PRODUCT(pa->pa_id)) {
    138  1.1   xtraeme 		case PCI_PRODUCT_SIS_85C503:
    139  1.1   xtraeme 			/*
    140  1.1   xtraeme 			 * The SIS 85C503 identifies itself as a
    141  1.1   xtraeme 			 * miscellaneous prehistoric.
    142  1.1   xtraeme 			 */
    143  1.1   xtraeme 			return (1);
    144  1.1   xtraeme 		}
    145  1.1   xtraeme 		break;
    146  1.1   xtraeme 	case PCI_VENDOR_VIATECH:
    147  1.1   xtraeme 		switch (PCI_PRODUCT(pa->pa_id)) {
    148  1.1   xtraeme 		case PCI_PRODUCT_VIATECH_VT82C686A_SMB:
    149  1.1   xtraeme 			/*
    150  1.1   xtraeme 			 * The VIA VT82C686A SMBus Controller itself as
    151  1.1   xtraeme 			 * ISA bridge, but it's wrong !
    152  1.1   xtraeme 			 */
    153  1.1   xtraeme 			return (0);
    154  1.1   xtraeme 		}
    155  1.1   xtraeme 	/*
    156  1.1   xtraeme 	 * The Cyrix cs5530 PCI host bridge does not have a broken
    157  1.1   xtraeme 	 * latch on the i8254 clock core, unlike its predecessors
    158  1.1   xtraeme 	 * the cs5510 and cs5520. This reverses the setting from
    159  1.1   xtraeme 	 * i386/i386/identcpu.c where it arguably should not have
    160  1.1   xtraeme 	 * been set in the first place. XXX
    161  1.1   xtraeme 	 */
    162  1.1   xtraeme 	case PCI_VENDOR_CYRIX:
    163  1.1   xtraeme 		switch (PCI_PRODUCT(pa->pa_id)) {
    164  1.1   xtraeme 		case PCI_PRODUCT_CYRIX_CX5530_PCIB:
    165  1.6     joerg #if !defined(XEN)
    166  1.1   xtraeme 			{
    167  1.1   xtraeme 				extern int clock_broken_latch;
    168  1.1   xtraeme 
    169  1.1   xtraeme 				clock_broken_latch = 0;
    170  1.1   xtraeme 			}
    171  1.6     joerg #endif
    172  1.1   xtraeme 			return(1);
    173  1.1   xtraeme 		}
    174  1.1   xtraeme 		break;
    175  1.1   xtraeme 	}
    176  1.1   xtraeme 
    177  1.1   xtraeme 	if (PCI_CLASS(pa->pa_class) == PCI_CLASS_BRIDGE &&
    178  1.1   xtraeme 	    PCI_SUBCLASS(pa->pa_class) == PCI_SUBCLASS_BRIDGE_ISA) {
    179  1.1   xtraeme 		return (1);
    180  1.1   xtraeme 	}
    181  1.1   xtraeme 
    182  1.1   xtraeme 	return (0);
    183  1.1   xtraeme }
    184  1.1   xtraeme 
    185  1.1   xtraeme void
    186  1.3    dyoung pcibattach(device_t parent, device_t self, void *aux)
    187  1.1   xtraeme {
    188  1.2  jmcneill 	struct pcib_softc *sc = device_private(self);
    189  1.1   xtraeme 	struct pci_attach_args *pa = aux;
    190  1.1   xtraeme 	char devinfo[256];
    191  1.1   xtraeme 
    192  1.1   xtraeme 	aprint_naive("\n");
    193  1.1   xtraeme 	aprint_normal("\n");
    194  1.1   xtraeme 
    195  1.1   xtraeme 	/*
    196  1.1   xtraeme 	 * Just print out a description and defer configuration
    197  1.1   xtraeme 	 * until all PCI devices have been attached.
    198  1.1   xtraeme 	 */
    199  1.1   xtraeme 	pci_devinfo(pa->pa_id, pa->pa_class, 0, devinfo, sizeof(devinfo));
    200  1.3    dyoung 	aprint_normal_dev(self, "%s (rev. 0x%02x)\n", devinfo,
    201  1.1   xtraeme 	    PCI_REVISION(pa->pa_class));
    202  1.1   xtraeme 
    203  1.2  jmcneill 	sc->sc_pc = pa->pa_pc;
    204  1.2  jmcneill 	sc->sc_tag = pa->pa_tag;
    205  1.2  jmcneill 
    206  1.2  jmcneill 	/* If a more specific pcib implementation has already registered a
    207  1.2  jmcneill 	 * power handler, don't overwrite it.
    208  1.2  jmcneill 	 */
    209  1.2  jmcneill  	if (!device_pmf_is_registered(self)) {
    210  1.2  jmcneill  		if (!pmf_device_register(self, NULL, NULL))
    211  1.2  jmcneill  	    		aprint_error_dev(self, "couldn't establish power handler\n");
    212  1.2  jmcneill 	}
    213  1.2  jmcneill 
    214  1.1   xtraeme 	config_defer(self, pcib_callback);
    215  1.1   xtraeme }
    216  1.1   xtraeme 
    217  1.3    dyoung int
    218  1.3    dyoung pcibdetach(device_t self, int flags)
    219  1.3    dyoung {
    220  1.3    dyoung 	int rc;
    221  1.3    dyoung 
    222  1.3    dyoung 	if ((rc = config_detach_children(self, flags)) != 0)
    223  1.3    dyoung 		return rc;
    224  1.3    dyoung 	pmf_device_deregister(self);
    225  1.3    dyoung 	return 0;
    226  1.3    dyoung }
    227  1.3    dyoung 
    228  1.3    dyoung void
    229  1.3    dyoung pcibchilddet(device_t self, device_t child)
    230  1.3    dyoung {
    231  1.3    dyoung 	/* we keep no references to children, so do nothing */
    232  1.3    dyoung }
    233  1.3    dyoung 
    234  1.1   xtraeme void
    235  1.3    dyoung pcib_callback(device_t self)
    236  1.1   xtraeme {
    237  1.1   xtraeme 	struct isabus_attach_args iba;
    238  1.1   xtraeme 
    239  1.1   xtraeme 	/*
    240  1.1   xtraeme 	 * Attach the ISA bus behind this bridge.
    241  1.1   xtraeme 	 */
    242  1.1   xtraeme 	memset(&iba, 0, sizeof(iba));
    243  1.1   xtraeme 	iba.iba_iot = X86_BUS_SPACE_IO;
    244  1.1   xtraeme 	iba.iba_memt = X86_BUS_SPACE_MEM;
    245  1.1   xtraeme #if NISA > 0
    246  1.1   xtraeme 	iba.iba_dmat = &isa_bus_dma_tag;
    247  1.1   xtraeme #endif
    248  1.1   xtraeme 	config_found_ia(self, "isabus", &iba, isabusprint);
    249  1.1   xtraeme }
    250