Home | History | Annotate | Line # | Download | only in cardbus
if_rtw_cardbus.c revision 1.3
      1  1.3  jdarrow /* $NetBSD: if_rtw_cardbus.c,v 1.3 2004/12/07 04:36:06 jdarrow Exp $ */
      2  1.1   dyoung 
      3  1.1   dyoung /*-
      4  1.1   dyoung  * Copyright (c) 2004, 2005 David Young.  All rights reserved.
      5  1.1   dyoung  *
      6  1.1   dyoung  * Adapted for the RTL8180 by David Young.
      7  1.1   dyoung  *
      8  1.1   dyoung  * Redistribution and use in source and binary forms, with or without
      9  1.1   dyoung  * modification, are permitted provided that the following conditions
     10  1.1   dyoung  * are met:
     11  1.1   dyoung  * 1. Redistributions of source code must retain the above copyright
     12  1.1   dyoung  *    notice, this list of conditions and the following disclaimer.
     13  1.1   dyoung  * 2. Redistributions in binary form must reproduce the above copyright
     14  1.1   dyoung  *    notice, this list of conditions and the following disclaimer in the
     15  1.1   dyoung  *    documentation and/or other materials provided with the distribution.
     16  1.1   dyoung  * 3. The name of David Young may not be used to endorse or promote
     17  1.1   dyoung  *    products derived from this software without specific prior
     18  1.1   dyoung  *    written permission.
     19  1.1   dyoung  *
     20  1.1   dyoung  * THIS SOFTWARE IS PROVIDED BY David Young ``AS IS'' AND ANY
     21  1.1   dyoung  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
     22  1.1   dyoung  * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
     23  1.1   dyoung  * PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL David
     24  1.1   dyoung  * Young BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
     25  1.1   dyoung  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
     26  1.1   dyoung  * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     27  1.1   dyoung  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
     28  1.1   dyoung  * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
     29  1.1   dyoung  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     30  1.1   dyoung  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
     31  1.1   dyoung  * OF SUCH DAMAGE.
     32  1.1   dyoung  */
     33  1.1   dyoung /*-
     34  1.1   dyoung  * Copyright (c) 1999, 2000 The NetBSD Foundation, Inc.
     35  1.1   dyoung  * All rights reserved.
     36  1.1   dyoung  *
     37  1.1   dyoung  * This code is derived from software contributed to The NetBSD Foundation
     38  1.1   dyoung  * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
     39  1.1   dyoung  * NASA Ames Research Center.
     40  1.1   dyoung  *
     41  1.1   dyoung  * Redistribution and use in source and binary forms, with or without
     42  1.1   dyoung  * modification, are permitted provided that the following conditions
     43  1.1   dyoung  * are met:
     44  1.1   dyoung  * 1. Redistributions of source code must retain the above copyright
     45  1.1   dyoung  *    notice, this list of conditions and the following disclaimer.
     46  1.1   dyoung  * 2. Redistributions in binary form must reproduce the above copyright
     47  1.1   dyoung  *    notice, this list of conditions and the following disclaimer in the
     48  1.1   dyoung  *    documentation and/or other materials provided with the distribution.
     49  1.1   dyoung  * 3. All advertising materials mentioning features or use of this software
     50  1.1   dyoung  *    must display the following acknowledgement:
     51  1.1   dyoung  *	This product includes software developed by the NetBSD
     52  1.1   dyoung  *	Foundation, Inc. and its contributors.
     53  1.1   dyoung  * 4. Neither the name of The NetBSD Foundation nor the names of its
     54  1.1   dyoung  *    contributors may be used to endorse or promote products derived
     55  1.1   dyoung  *    from this software without specific prior written permission.
     56  1.1   dyoung  *
     57  1.1   dyoung  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     58  1.1   dyoung  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     59  1.1   dyoung  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     60  1.1   dyoung  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     61  1.1   dyoung  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     62  1.1   dyoung  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     63  1.1   dyoung  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     64  1.1   dyoung  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     65  1.1   dyoung  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     66  1.1   dyoung  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     67  1.1   dyoung  * POSSIBILITY OF SUCH DAMAGE.
     68  1.1   dyoung  */
     69  1.1   dyoung 
     70  1.1   dyoung /*
     71  1.1   dyoung  * Cardbus front-end for the Realtek RTL8180 802.11 MAC/BBP driver.
     72  1.1   dyoung  *
     73  1.1   dyoung  * TBD factor with atw, tlp Cardbus front-ends?
     74  1.1   dyoung  */
     75  1.1   dyoung 
     76  1.1   dyoung #include <sys/cdefs.h>
     77  1.3  jdarrow __KERNEL_RCSID(0, "$NetBSD: if_rtw_cardbus.c,v 1.3 2004/12/07 04:36:06 jdarrow Exp $");
     78  1.1   dyoung 
     79  1.1   dyoung #include "opt_inet.h"
     80  1.1   dyoung #include "opt_ns.h"
     81  1.1   dyoung #include "bpfilter.h"
     82  1.1   dyoung 
     83  1.1   dyoung #include <sys/param.h>
     84  1.1   dyoung #include <sys/systm.h>
     85  1.1   dyoung #include <sys/mbuf.h>
     86  1.1   dyoung #include <sys/malloc.h>
     87  1.1   dyoung #include <sys/kernel.h>
     88  1.1   dyoung #include <sys/socket.h>
     89  1.1   dyoung #include <sys/ioctl.h>
     90  1.1   dyoung #include <sys/errno.h>
     91  1.1   dyoung #include <sys/device.h>
     92  1.1   dyoung 
     93  1.1   dyoung #include <machine/endian.h>
     94  1.1   dyoung 
     95  1.1   dyoung #include <net/if.h>
     96  1.1   dyoung #include <net/if_dl.h>
     97  1.1   dyoung #include <net/if_media.h>
     98  1.1   dyoung #include <net/if_ether.h>
     99  1.1   dyoung 
    100  1.1   dyoung #include <net80211/ieee80211_compat.h>
    101  1.1   dyoung #include <net80211/ieee80211_radiotap.h>
    102  1.1   dyoung #include <net80211/ieee80211_var.h>
    103  1.1   dyoung 
    104  1.1   dyoung #if NBPFILTER > 0
    105  1.1   dyoung #include <net/bpf.h>
    106  1.1   dyoung #endif
    107  1.1   dyoung 
    108  1.1   dyoung #ifdef INET
    109  1.1   dyoung #include <netinet/in.h>
    110  1.1   dyoung #include <netinet/if_inarp.h>
    111  1.1   dyoung #endif
    112  1.1   dyoung 
    113  1.1   dyoung #ifdef NS
    114  1.1   dyoung #include <netns/ns.h>
    115  1.1   dyoung #include <netns/ns_if.h>
    116  1.1   dyoung #endif
    117  1.1   dyoung 
    118  1.1   dyoung #include <machine/bus.h>
    119  1.1   dyoung #include <machine/intr.h>
    120  1.1   dyoung 
    121  1.1   dyoung #include <dev/ic/rtwreg.h>
    122  1.1   dyoung #include <dev/ic/rtwvar.h>
    123  1.1   dyoung 
    124  1.1   dyoung #include <dev/pci/pcivar.h>
    125  1.1   dyoung #include <dev/pci/pcireg.h>
    126  1.1   dyoung #include <dev/pci/pcidevs.h>
    127  1.1   dyoung 
    128  1.1   dyoung #include <dev/cardbus/cardbusvar.h>
    129  1.1   dyoung #include <dev/pci/pcidevs.h>
    130  1.1   dyoung 
    131  1.1   dyoung /*
    132  1.1   dyoung  * PCI configuration space registers used by the RTL8180.
    133  1.1   dyoung  */
    134  1.1   dyoung #define	RTW_PCI_IOBA		0x10	/* i/o mapped base */
    135  1.1   dyoung #define	RTW_PCI_MMBA		0x14	/* memory mapped base */
    136  1.1   dyoung 
    137  1.1   dyoung struct rtw_cardbus_softc {
    138  1.1   dyoung 	struct rtw_softc sc_rtw;	/* real RTL8180 softc */
    139  1.1   dyoung 
    140  1.1   dyoung 	/* CardBus-specific goo. */
    141  1.1   dyoung 	void			*sc_ih;		/* interrupt handle */
    142  1.1   dyoung 	cardbus_devfunc_t	sc_ct;		/* our CardBus devfuncs */
    143  1.1   dyoung 	cardbustag_t		sc_tag;		/* our CardBus tag */
    144  1.1   dyoung 	int			sc_csr;		/* CSR bits */
    145  1.1   dyoung 	bus_size_t		sc_mapsize;	/* size of the mapped bus space
    146  1.1   dyoung 						 * region
    147  1.1   dyoung 						 */
    148  1.1   dyoung 
    149  1.1   dyoung 	int			sc_cben;	/* CardBus enables */
    150  1.1   dyoung 	int			sc_bar_reg;	/* which BAR to use */
    151  1.1   dyoung 	pcireg_t		sc_bar_val;	/* value of the BAR */
    152  1.1   dyoung 
    153  1.1   dyoung 	int			sc_intrline;	/* interrupt line */
    154  1.1   dyoung };
    155  1.1   dyoung 
    156  1.1   dyoung int	rtw_cardbus_match(struct device *, struct cfdata *, void *);
    157  1.1   dyoung void	rtw_cardbus_attach(struct device *, struct device *, void *);
    158  1.1   dyoung int	rtw_cardbus_detach(struct device *, int);
    159  1.1   dyoung 
    160  1.1   dyoung CFATTACH_DECL(rtw_cardbus, sizeof(struct rtw_cardbus_softc),
    161  1.1   dyoung     rtw_cardbus_match, rtw_cardbus_attach, rtw_cardbus_detach, rtw_activate);
    162  1.1   dyoung 
    163  1.1   dyoung void	rtw_cardbus_setup(struct rtw_cardbus_softc *);
    164  1.1   dyoung 
    165  1.1   dyoung int rtw_cardbus_enable(struct rtw_softc *);
    166  1.1   dyoung void rtw_cardbus_disable(struct rtw_softc *);
    167  1.1   dyoung void rtw_cardbus_power(struct rtw_softc *, int);
    168  1.1   dyoung 
    169  1.1   dyoung const struct rtw_cardbus_product *rtw_cardbus_lookup(
    170  1.1   dyoung      const struct cardbus_attach_args *);
    171  1.1   dyoung 
    172  1.1   dyoung const struct rtw_cardbus_product {
    173  1.1   dyoung 	u_int32_t	 rcp_vendor;	/* PCI vendor ID */
    174  1.1   dyoung 	u_int32_t	 rcp_product;	/* PCI product ID */
    175  1.1   dyoung 	const char	*rcp_product_name;
    176  1.1   dyoung } rtw_cardbus_products[] = {
    177  1.1   dyoung 	{ PCI_VENDOR_REALTEK,		PCI_PRODUCT_REALTEK_RT8180,
    178  1.1   dyoung 	  "Realtek RTL8180 802.11 MAC/BBP" },
    179  1.1   dyoung 
    180  1.3  jdarrow 	{ PCI_VENDOR_BELKIN,		PCI_PRODUCT_BELKIN_F5D6020V3,
    181  1.3  jdarrow 	  "Belkin F5D6020v3 802.11b (RTL8180 MAC/BBP)" },
    182  1.3  jdarrow 
    183  1.1   dyoung 	{ 0,				0,	NULL },
    184  1.1   dyoung };
    185  1.1   dyoung 
    186  1.1   dyoung const struct rtw_cardbus_product *
    187  1.1   dyoung rtw_cardbus_lookup(ca)
    188  1.1   dyoung 	const struct cardbus_attach_args *ca;
    189  1.1   dyoung {
    190  1.1   dyoung 	const struct rtw_cardbus_product *rcp;
    191  1.1   dyoung 
    192  1.1   dyoung 	for (rcp = rtw_cardbus_products;
    193  1.1   dyoung 	     rcp->rcp_product_name != NULL;
    194  1.1   dyoung 	     rcp++) {
    195  1.1   dyoung 		if (PCI_VENDOR(ca->ca_id) == rcp->rcp_vendor &&
    196  1.1   dyoung 		    PCI_PRODUCT(ca->ca_id) == rcp->rcp_product)
    197  1.1   dyoung 			return (rcp);
    198  1.1   dyoung 	}
    199  1.1   dyoung 	return (NULL);
    200  1.1   dyoung }
    201  1.1   dyoung 
    202  1.1   dyoung int
    203  1.1   dyoung rtw_cardbus_match(parent, match, aux)
    204  1.1   dyoung 	struct device *parent;
    205  1.1   dyoung 	struct cfdata *match;
    206  1.1   dyoung 	void *aux;
    207  1.1   dyoung {
    208  1.1   dyoung 	struct cardbus_attach_args *ca = aux;
    209  1.1   dyoung 
    210  1.1   dyoung 	if (rtw_cardbus_lookup(ca) != NULL)
    211  1.1   dyoung 		return (1);
    212  1.1   dyoung 
    213  1.1   dyoung 	return (0);
    214  1.1   dyoung }
    215  1.1   dyoung 
    216  1.1   dyoung static void
    217  1.1   dyoung rtw_cardbus_intr_ack(struct rtw_regs *regs)
    218  1.1   dyoung {
    219  1.1   dyoung 	RTW_WRITE(regs, RTW_FER, RTW_FER_INTR);
    220  1.1   dyoung }
    221  1.1   dyoung 
    222  1.1   dyoung static void
    223  1.1   dyoung rtw_cardbus_funcregen(struct rtw_regs *regs, int enable)
    224  1.1   dyoung {
    225  1.1   dyoung 	u_int32_t reg;
    226  1.1   dyoung 	rtw_config0123_enable(regs, 1);
    227  1.1   dyoung 	reg = RTW_READ(regs, RTW_CONFIG3);
    228  1.1   dyoung 	if (enable) {
    229  1.1   dyoung 		RTW_WRITE(regs, RTW_CONFIG3, reg | RTW_CONFIG3_FUNCREGEN);
    230  1.1   dyoung 	} else {
    231  1.1   dyoung 		RTW_WRITE(regs, RTW_CONFIG3, reg & ~RTW_CONFIG3_FUNCREGEN);
    232  1.1   dyoung 	}
    233  1.1   dyoung 	rtw_config0123_enable(regs, 0);
    234  1.1   dyoung }
    235  1.1   dyoung 
    236  1.1   dyoung void
    237  1.1   dyoung rtw_cardbus_attach(parent, self, aux)
    238  1.1   dyoung 	struct device *parent, *self;
    239  1.1   dyoung 	void *aux;
    240  1.1   dyoung {
    241  1.1   dyoung 	struct rtw_cardbus_softc *csc = (void *)self;
    242  1.1   dyoung 	struct rtw_softc *sc = &csc->sc_rtw;
    243  1.1   dyoung 	struct rtw_regs *regs = &sc->sc_regs;
    244  1.1   dyoung 	struct cardbus_attach_args *ca = aux;
    245  1.1   dyoung 	cardbus_devfunc_t ct = ca->ca_ct;
    246  1.1   dyoung 	const struct rtw_cardbus_product *rcp;
    247  1.1   dyoung 	bus_addr_t adr;
    248  1.1   dyoung 	int rev;
    249  1.1   dyoung 
    250  1.1   dyoung 	sc->sc_dmat = ca->ca_dmat;
    251  1.1   dyoung 	csc->sc_ct = ct;
    252  1.1   dyoung 	csc->sc_tag = ca->ca_tag;
    253  1.1   dyoung 
    254  1.1   dyoung 	rcp = rtw_cardbus_lookup(ca);
    255  1.1   dyoung 	if (rcp == NULL) {
    256  1.1   dyoung 		printf("\n");
    257  1.1   dyoung 		panic("rtw_cardbus_attach: impossible");
    258  1.1   dyoung 	}
    259  1.1   dyoung 
    260  1.1   dyoung 	/*
    261  1.1   dyoung 	 * Power management hooks.
    262  1.1   dyoung 	 */
    263  1.1   dyoung 	sc->sc_enable = rtw_cardbus_enable;
    264  1.1   dyoung 	sc->sc_disable = rtw_cardbus_disable;
    265  1.1   dyoung 	sc->sc_power = rtw_cardbus_power;
    266  1.1   dyoung 
    267  1.1   dyoung 	sc->sc_intr_ack = rtw_cardbus_intr_ack;
    268  1.1   dyoung 
    269  1.1   dyoung 	/* Get revision info. */
    270  1.1   dyoung 	rev = PCI_REVISION(ca->ca_class);
    271  1.1   dyoung 
    272  1.1   dyoung 	printf(": %s\n", rcp->rcp_product_name);
    273  1.1   dyoung 
    274  1.1   dyoung #if 0
    275  1.1   dyoung 	printf("%s: pass %d.%d signature %08x\n", sc->sc_dev.dv_xname,
    276  1.1   dyoung 	    (rev >> 4) & 0xf, rev & 0xf,
    277  1.1   dyoung 	    cardbus_conf_read(ct->ct_cc, ct->ct_cf, csc->sc_tag, 0x80));
    278  1.1   dyoung #endif
    279  1.1   dyoung 
    280  1.1   dyoung 	/*
    281  1.1   dyoung 	 * Map the device.
    282  1.1   dyoung 	 */
    283  1.1   dyoung 	csc->sc_csr = CARDBUS_COMMAND_MASTER_ENABLE;
    284  1.1   dyoung 	if (Cardbus_mapreg_map(ct, RTW_PCI_MMBA,
    285  1.1   dyoung 	    CARDBUS_MAPREG_TYPE_MEM, 0, &regs->r_bt, &regs->r_bh, &adr,
    286  1.1   dyoung 	    &csc->sc_mapsize) == 0) {
    287  1.2  mycroft 		printf("%s: %s mapped %lu bytes mem space\n",
    288  1.2  mycroft 		    sc->sc_dev.dv_xname, __func__, (long)csc->sc_mapsize);
    289  1.1   dyoung #if rbus
    290  1.1   dyoung #else
    291  1.1   dyoung 		(*ct->ct_cf->cardbus_mem_open)(cc, 0, adr, adr+csc->sc_mapsize);
    292  1.1   dyoung #endif
    293  1.1   dyoung 		csc->sc_cben = CARDBUS_MEM_ENABLE;
    294  1.1   dyoung 		csc->sc_csr |= CARDBUS_COMMAND_MEM_ENABLE;
    295  1.1   dyoung 		csc->sc_bar_reg = RTW_PCI_MMBA;
    296  1.1   dyoung 		csc->sc_bar_val = adr | CARDBUS_MAPREG_TYPE_MEM;
    297  1.1   dyoung 	} else if (Cardbus_mapreg_map(ct, RTW_PCI_IOBA,
    298  1.1   dyoung 	    CARDBUS_MAPREG_TYPE_IO, 0, &regs->r_bt, &regs->r_bh, &adr,
    299  1.1   dyoung 	    &csc->sc_mapsize) == 0) {
    300  1.2  mycroft 		printf("%s: %s mapped %lu bytes I/O space\n",
    301  1.2  mycroft 		    sc->sc_dev.dv_xname, __func__, (long)csc->sc_mapsize);
    302  1.1   dyoung #if rbus
    303  1.1   dyoung #else
    304  1.1   dyoung 		(*ct->ct_cf->cardbus_io_open)(cc, 0, adr, adr+csc->sc_mapsize);
    305  1.1   dyoung #endif
    306  1.1   dyoung 		csc->sc_cben = CARDBUS_IO_ENABLE;
    307  1.1   dyoung 		csc->sc_csr |= CARDBUS_COMMAND_IO_ENABLE;
    308  1.1   dyoung 		csc->sc_bar_reg = RTW_PCI_IOBA;
    309  1.1   dyoung 		csc->sc_bar_val = adr | CARDBUS_MAPREG_TYPE_IO;
    310  1.1   dyoung 	} else {
    311  1.1   dyoung 		printf("%s: unable to map device registers\n",
    312  1.1   dyoung 		    sc->sc_dev.dv_xname);
    313  1.1   dyoung 		return;
    314  1.1   dyoung 	}
    315  1.1   dyoung 
    316  1.1   dyoung 	/*
    317  1.1   dyoung 	 * Bring the chip out of powersave mode and initialize the
    318  1.1   dyoung 	 * configuration registers.
    319  1.1   dyoung 	 */
    320  1.1   dyoung 	rtw_cardbus_setup(csc);
    321  1.1   dyoung 
    322  1.1   dyoung 	/* Remember which interrupt line. */
    323  1.1   dyoung 	csc->sc_intrline = ca->ca_intrline;
    324  1.1   dyoung 
    325  1.1   dyoung 	printf("%s: interrupting at %d\n", sc->sc_dev.dv_xname,
    326  1.1   dyoung 	    csc->sc_intrline);
    327  1.1   dyoung 	/*
    328  1.1   dyoung 	 * Finish off the attach.
    329  1.1   dyoung 	 */
    330  1.1   dyoung 	rtw_attach(sc);
    331  1.1   dyoung 
    332  1.1   dyoung 	rtw_cardbus_funcregen(regs, 1);
    333  1.1   dyoung 
    334  1.1   dyoung 	RTW_WRITE(regs, RTW_FEMR, RTW_FEMR_INTR);
    335  1.1   dyoung 	RTW_WRITE(regs, RTW_FER, RTW_FER_INTR);
    336  1.1   dyoung 
    337  1.1   dyoung 	/*
    338  1.1   dyoung 	 * Power down the socket.
    339  1.1   dyoung 	 */
    340  1.1   dyoung 	Cardbus_function_disable(csc->sc_ct);
    341  1.1   dyoung }
    342  1.1   dyoung 
    343  1.1   dyoung int
    344  1.1   dyoung rtw_cardbus_detach(self, flags)
    345  1.1   dyoung 	struct device *self;
    346  1.1   dyoung 	int flags;
    347  1.1   dyoung {
    348  1.1   dyoung 	struct rtw_cardbus_softc *csc = (void *)self;
    349  1.1   dyoung 	struct rtw_softc *sc = &csc->sc_rtw;
    350  1.1   dyoung 	struct rtw_regs *regs = &sc->sc_regs;
    351  1.1   dyoung 	struct cardbus_devfunc *ct = csc->sc_ct;
    352  1.1   dyoung 	int rv;
    353  1.1   dyoung 
    354  1.1   dyoung #if defined(DIAGNOSTIC)
    355  1.1   dyoung 	if (ct == NULL)
    356  1.1   dyoung 		panic("%s: data structure lacks", sc->sc_dev.dv_xname);
    357  1.1   dyoung #endif
    358  1.1   dyoung 
    359  1.1   dyoung 	rv = rtw_detach(sc);
    360  1.1   dyoung 	if (rv)
    361  1.1   dyoung 		return (rv);
    362  1.1   dyoung 
    363  1.1   dyoung 	rtw_cardbus_funcregen(regs, 0);
    364  1.1   dyoung 
    365  1.1   dyoung 	/*
    366  1.1   dyoung 	 * Unhook the interrupt handler.
    367  1.1   dyoung 	 */
    368  1.1   dyoung 	if (csc->sc_ih != NULL)
    369  1.1   dyoung 		cardbus_intr_disestablish(ct->ct_cc, ct->ct_cf, csc->sc_ih);
    370  1.1   dyoung 
    371  1.1   dyoung 	/*
    372  1.1   dyoung 	 * Release bus space and close window.
    373  1.1   dyoung 	 */
    374  1.1   dyoung 	if (csc->sc_bar_reg != 0)
    375  1.1   dyoung 		Cardbus_mapreg_unmap(ct, csc->sc_bar_reg,
    376  1.1   dyoung 		    regs->r_bt, regs->r_bh, csc->sc_mapsize);
    377  1.1   dyoung 
    378  1.1   dyoung 	return (0);
    379  1.1   dyoung }
    380  1.1   dyoung 
    381  1.1   dyoung int
    382  1.1   dyoung rtw_cardbus_enable(sc)
    383  1.1   dyoung 	struct rtw_softc *sc;
    384  1.1   dyoung {
    385  1.1   dyoung 	struct rtw_cardbus_softc *csc = (void *) sc;
    386  1.1   dyoung 	cardbus_devfunc_t ct = csc->sc_ct;
    387  1.1   dyoung 	cardbus_chipset_tag_t cc = ct->ct_cc;
    388  1.1   dyoung 	cardbus_function_tag_t cf = ct->ct_cf;
    389  1.1   dyoung 
    390  1.1   dyoung 	/*
    391  1.1   dyoung 	 * Power on the socket.
    392  1.1   dyoung 	 */
    393  1.1   dyoung 	Cardbus_function_enable(ct);
    394  1.1   dyoung 
    395  1.1   dyoung 	/*
    396  1.1   dyoung 	 * Set up the PCI configuration registers.
    397  1.1   dyoung 	 */
    398  1.1   dyoung 	rtw_cardbus_setup(csc);
    399  1.1   dyoung 
    400  1.1   dyoung 	/*
    401  1.1   dyoung 	 * Map and establish the interrupt.
    402  1.1   dyoung 	 */
    403  1.1   dyoung 	csc->sc_ih = cardbus_intr_establish(cc, cf, csc->sc_intrline, IPL_NET,
    404  1.1   dyoung 	    rtw_intr, sc);
    405  1.1   dyoung 	if (csc->sc_ih == NULL) {
    406  1.1   dyoung 		printf("%s: unable to establish interrupt at %d\n",
    407  1.1   dyoung 		    sc->sc_dev.dv_xname, csc->sc_intrline);
    408  1.1   dyoung 		Cardbus_function_disable(csc->sc_ct);
    409  1.1   dyoung 		return (1);
    410  1.1   dyoung 	}
    411  1.1   dyoung 
    412  1.1   dyoung 	rtw_cardbus_funcregen(&sc->sc_regs, 1);
    413  1.1   dyoung 
    414  1.1   dyoung 	RTW_WRITE(&sc->sc_regs, RTW_FEMR, RTW_FEMR_INTR);
    415  1.1   dyoung 	RTW_WRITE(&sc->sc_regs, RTW_FER, RTW_FER_INTR);
    416  1.1   dyoung 
    417  1.1   dyoung 	return (0);
    418  1.1   dyoung }
    419  1.1   dyoung 
    420  1.1   dyoung void
    421  1.1   dyoung rtw_cardbus_disable(sc)
    422  1.1   dyoung 	struct rtw_softc *sc;
    423  1.1   dyoung {
    424  1.1   dyoung 	struct rtw_cardbus_softc *csc = (void *) sc;
    425  1.1   dyoung 	cardbus_devfunc_t ct = csc->sc_ct;
    426  1.1   dyoung 	cardbus_chipset_tag_t cc = ct->ct_cc;
    427  1.1   dyoung 	cardbus_function_tag_t cf = ct->ct_cf;
    428  1.1   dyoung 
    429  1.1   dyoung 	RTW_WRITE(&sc->sc_regs, RTW_FEMR,
    430  1.1   dyoung 	    RTW_READ(&sc->sc_regs, RTW_FEMR) & ~RTW_FEMR_INTR);
    431  1.1   dyoung 
    432  1.1   dyoung 	rtw_cardbus_funcregen(&sc->sc_regs, 0);
    433  1.1   dyoung 
    434  1.1   dyoung 	/* Unhook the interrupt handler. */
    435  1.1   dyoung 	cardbus_intr_disestablish(cc, cf, csc->sc_ih);
    436  1.1   dyoung 	csc->sc_ih = NULL;
    437  1.1   dyoung 
    438  1.1   dyoung 	/* Power down the socket. */
    439  1.1   dyoung 	Cardbus_function_disable(ct);
    440  1.1   dyoung }
    441  1.1   dyoung 
    442  1.1   dyoung void
    443  1.1   dyoung rtw_cardbus_power(sc, why)
    444  1.1   dyoung 	struct rtw_softc *sc;
    445  1.1   dyoung 	int why;
    446  1.1   dyoung {
    447  1.1   dyoung 	struct rtw_cardbus_softc *csc = (void *) sc;
    448  1.1   dyoung 
    449  1.1   dyoung 	printf("%s: rtw_cardbus_power\n", sc->sc_dev.dv_xname);
    450  1.1   dyoung 
    451  1.1   dyoung 	if (why == PWR_RESUME) {
    452  1.1   dyoung 		/*
    453  1.1   dyoung 		 * Give the PCI configuration registers a kick
    454  1.1   dyoung 		 * in the head.
    455  1.1   dyoung 		 */
    456  1.1   dyoung #ifdef DIAGNOSTIC
    457  1.1   dyoung 		if ((sc->sc_flags & RTW_F_ENABLED) == 0)
    458  1.1   dyoung 			panic("rtw_cardbus_power");
    459  1.1   dyoung #endif
    460  1.1   dyoung 		rtw_cardbus_setup(csc);
    461  1.1   dyoung 	}
    462  1.1   dyoung }
    463  1.1   dyoung 
    464  1.1   dyoung void
    465  1.1   dyoung rtw_cardbus_setup(csc)
    466  1.1   dyoung 	struct rtw_cardbus_softc *csc;
    467  1.1   dyoung {
    468  1.1   dyoung 	struct rtw_softc *sc = &csc->sc_rtw;
    469  1.1   dyoung 	cardbus_devfunc_t ct = csc->sc_ct;
    470  1.1   dyoung 	cardbus_chipset_tag_t cc = ct->ct_cc;
    471  1.1   dyoung 	cardbus_function_tag_t cf = ct->ct_cf;
    472  1.1   dyoung 	pcireg_t reg;
    473  1.1   dyoung 	int pmreg;
    474  1.1   dyoung 
    475  1.1   dyoung 	if (cardbus_get_capability(cc, cf, csc->sc_tag,
    476  1.1   dyoung 	    PCI_CAP_PWRMGMT, &pmreg, 0)) {
    477  1.1   dyoung 		reg = cardbus_conf_read(cc, cf, csc->sc_tag, pmreg + 4) & 0x03;
    478  1.1   dyoung #if 1 /* XXX Probably not right for CardBus. */
    479  1.1   dyoung 		if (reg == 3) {
    480  1.1   dyoung 			/*
    481  1.1   dyoung 			 * The card has lost all configuration data in
    482  1.1   dyoung 			 * this state, so punt.
    483  1.1   dyoung 			 */
    484  1.1   dyoung 			printf("%s: unable to wake up from power state D3\n",
    485  1.1   dyoung 			    sc->sc_dev.dv_xname);
    486  1.1   dyoung 			return;
    487  1.1   dyoung 		}
    488  1.1   dyoung #endif
    489  1.1   dyoung 		if (reg != 0) {
    490  1.1   dyoung 			printf("%s: waking up from power state D%d\n",
    491  1.1   dyoung 			    sc->sc_dev.dv_xname, reg);
    492  1.1   dyoung 			cardbus_conf_write(cc, cf, csc->sc_tag,
    493  1.1   dyoung 			    pmreg + 4, 0);
    494  1.1   dyoung 		}
    495  1.1   dyoung 	}
    496  1.1   dyoung 
    497  1.1   dyoung 	/* Program the BAR. */
    498  1.1   dyoung 	cardbus_conf_write(cc, cf, csc->sc_tag, csc->sc_bar_reg,
    499  1.1   dyoung 	    csc->sc_bar_val);
    500  1.1   dyoung 
    501  1.1   dyoung 	/* Make sure the right access type is on the CardBus bridge. */
    502  1.1   dyoung 	(*ct->ct_cf->cardbus_ctrl)(cc, csc->sc_cben);
    503  1.1   dyoung 	(*ct->ct_cf->cardbus_ctrl)(cc, CARDBUS_BM_ENABLE);
    504  1.1   dyoung 
    505  1.1   dyoung 	/* Enable the appropriate bits in the PCI CSR. */
    506  1.1   dyoung 	reg = cardbus_conf_read(cc, cf, csc->sc_tag,
    507  1.1   dyoung 	    CARDBUS_COMMAND_STATUS_REG);
    508  1.1   dyoung 	reg &= ~(CARDBUS_COMMAND_IO_ENABLE|CARDBUS_COMMAND_MEM_ENABLE);
    509  1.1   dyoung 	reg |= csc->sc_csr;
    510  1.1   dyoung 	cardbus_conf_write(cc, cf, csc->sc_tag, CARDBUS_COMMAND_STATUS_REG,
    511  1.1   dyoung 	    reg);
    512  1.1   dyoung 
    513  1.1   dyoung 	/*
    514  1.1   dyoung 	 * Make sure the latency timer is set to some reasonable
    515  1.1   dyoung 	 * value.
    516  1.1   dyoung 	 */
    517  1.1   dyoung 	reg = cardbus_conf_read(cc, cf, csc->sc_tag, CARDBUS_BHLC_REG);
    518  1.1   dyoung 	if (CARDBUS_LATTIMER(reg) < 0x20) {
    519  1.1   dyoung 		reg &= ~(CARDBUS_LATTIMER_MASK << CARDBUS_LATTIMER_SHIFT);
    520  1.1   dyoung 		reg |= (0x20 << CARDBUS_LATTIMER_SHIFT);
    521  1.1   dyoung 		cardbus_conf_write(cc, cf, csc->sc_tag, CARDBUS_BHLC_REG, reg);
    522  1.1   dyoung 	}
    523  1.1   dyoung }
    524