Home | History | Annotate | Line # | Download | only in ebus
cs4231_ebus.c revision 1.2
      1  1.2  uwe /*	$NetBSD: cs4231_ebus.c,v 1.2 2002/03/12 06:00:42 uwe Exp $ */
      2  1.1  uwe 
      3  1.1  uwe /*
      4  1.1  uwe  * Copyright (c) 2002 Valeriy E. Ushakov
      5  1.1  uwe  * All rights reserved.
      6  1.1  uwe  *
      7  1.1  uwe  * Redistribution and use in source and binary forms, with or without
      8  1.1  uwe  * modification, are permitted provided that the following conditions
      9  1.1  uwe  * are met:
     10  1.1  uwe  * 1. Redistributions of source code must retain the above copyright
     11  1.1  uwe  *    notice, this list of conditions and the following disclaimer.
     12  1.1  uwe  * 2. Redistributions in binary form must reproduce the above copyright
     13  1.1  uwe  *    notice, this list of conditions and the following disclaimer in the
     14  1.1  uwe  *    documentation and/or other materials provided with the distribution.
     15  1.1  uwe  * 3. The name of the author may not be used to endorse or promote products
     16  1.1  uwe  *    derived from this software without specific prior written permission
     17  1.1  uwe  *
     18  1.1  uwe  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     19  1.1  uwe  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     20  1.1  uwe  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     21  1.1  uwe  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     22  1.1  uwe  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     23  1.1  uwe  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     24  1.1  uwe  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     25  1.1  uwe  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     26  1.1  uwe  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
     27  1.1  uwe  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     28  1.1  uwe  */
     29  1.1  uwe 
     30  1.1  uwe #include <sys/param.h>
     31  1.1  uwe #include <sys/systm.h>
     32  1.1  uwe #include <sys/errno.h>
     33  1.1  uwe #include <sys/device.h>
     34  1.1  uwe #include <sys/malloc.h>
     35  1.1  uwe 
     36  1.1  uwe #include <machine/autoconf.h>
     37  1.1  uwe #include <machine/cpu.h>
     38  1.1  uwe #include <dev/ebus/ebusreg.h>
     39  1.1  uwe #include <dev/ebus/ebusvar.h>
     40  1.1  uwe 
     41  1.1  uwe #include <sys/audioio.h>
     42  1.1  uwe #include <dev/audio_if.h>
     43  1.1  uwe 
     44  1.1  uwe #include <dev/ic/ad1848reg.h>
     45  1.1  uwe #include <dev/ic/cs4231reg.h>
     46  1.1  uwe #include <dev/ic/ad1848var.h>
     47  1.1  uwe #include <dev/ic/cs4231var.h>
     48  1.1  uwe 
     49  1.1  uwe #ifdef AUDIO_DEBUG
     50  1.1  uwe int cs4231_ebus_debug = 0;
     51  1.2  uwe #define DPRINTF(x)	if (cs4231_ebus_debug) printf x
     52  1.1  uwe #else
     53  1.1  uwe #define DPRINTF(x)
     54  1.1  uwe #endif
     55  1.1  uwe 
     56  1.1  uwe 
     57  1.1  uwe struct cs4231_ebus_softc {
     58  1.1  uwe 	struct cs4231_softc sc_cs4231;
     59  1.1  uwe 
     60  1.1  uwe 	volatile struct	ebus_dmac_reg	*sc_pdmareg; /* playback DMA */
     61  1.1  uwe 	volatile struct	ebus_dmac_reg	*sc_rdmareg; /* record DMA */
     62  1.1  uwe };
     63  1.1  uwe 
     64  1.1  uwe 
     65  1.1  uwe void	cs4231_ebus_attach(struct device *, struct device *, void *);
     66  1.1  uwe int	cs4231_ebus_match(struct device *, struct cfdata *, void *);
     67  1.1  uwe 
     68  1.1  uwe struct cfattach audiocs_ebus_ca = {
     69  1.1  uwe 	sizeof(struct cs4231_ebus_softc), cs4231_ebus_match, cs4231_ebus_attach
     70  1.1  uwe };
     71  1.1  uwe 
     72  1.1  uwe 
     73  1.1  uwe /* audio_hw_if methods specific to ebus dma */
     74  1.1  uwe static int	cs4231_ebus_trigger_output(void *, void *, void *, int,
     75  1.1  uwe 					   void (*)(void *), void *,
     76  1.1  uwe 					   struct audio_params *);
     77  1.1  uwe static int	cs4231_ebus_trigger_input(void *, void *, void *, int,
     78  1.1  uwe 					  void (*)(void *), void *,
     79  1.1  uwe 					  struct audio_params *);
     80  1.1  uwe static int	cs4231_ebus_halt_output(void *);
     81  1.1  uwe static int	cs4231_ebus_halt_input(void *);
     82  1.1  uwe 
     83  1.1  uwe struct audio_hw_if audiocs_ebus_hw_if = {
     84  1.1  uwe 	cs4231_open,
     85  1.1  uwe 	cs4231_close,
     86  1.1  uwe 	NULL,			/* drain */
     87  1.1  uwe 	ad1848_query_encoding,
     88  1.1  uwe 	ad1848_set_params,
     89  1.1  uwe 	cs4231_round_blocksize,
     90  1.1  uwe 	ad1848_commit_settings,
     91  1.1  uwe 	NULL,			/* init_output */
     92  1.1  uwe 	NULL,			/* init_input */
     93  1.1  uwe 	NULL,			/* start_output */
     94  1.1  uwe 	NULL,			/* start_input */
     95  1.1  uwe 	cs4231_ebus_halt_output,
     96  1.1  uwe 	cs4231_ebus_halt_input,
     97  1.1  uwe 	NULL,			/* speaker_ctl */
     98  1.1  uwe 	cs4231_getdev,
     99  1.1  uwe 	NULL,			/* setfd */
    100  1.1  uwe 	cs4231_set_port,
    101  1.1  uwe 	cs4231_get_port,
    102  1.1  uwe 	cs4231_query_devinfo,
    103  1.1  uwe 	cs4231_malloc,
    104  1.1  uwe 	cs4231_free,
    105  1.1  uwe 	cs4231_round_buffersize,
    106  1.2  uwe 	NULL,			/* mappage */
    107  1.1  uwe 	cs4231_get_props,
    108  1.1  uwe 	cs4231_ebus_trigger_output,
    109  1.1  uwe 	cs4231_ebus_trigger_input,
    110  1.1  uwe 	NULL,			/* dev_ioctl */
    111  1.1  uwe };
    112  1.1  uwe 
    113  1.1  uwe #ifdef AUDIO_DEBUG
    114  1.1  uwe static void	cs4231_ebus_regdump(char *, struct cs4231_ebus_softc *);
    115  1.1  uwe #endif
    116  1.1  uwe 
    117  1.1  uwe static int	cs4231_ebus_dma_reset(volatile struct ebus_dmac_reg *);
    118  1.1  uwe static int	cs4231_ebus_trigger_transfer(struct cs4231_softc *,
    119  1.1  uwe 			struct cs_transfer *, volatile struct ebus_dmac_reg *,
    120  1.1  uwe 			int, void *, void *, int, void (*)(void *), void *,
    121  1.1  uwe 			struct audio_params *);
    122  1.1  uwe static void	cs4231_ebus_dma_advance(struct cs_transfer *,
    123  1.1  uwe 					volatile struct ebus_dmac_reg *);
    124  1.1  uwe static int	cs4231_ebus_dma_intr(struct cs_transfer *,
    125  1.1  uwe 				     volatile struct ebus_dmac_reg *);
    126  1.1  uwe static int	cs4231_ebus_intr(void *);
    127  1.1  uwe 
    128  1.1  uwe 
    129  1.1  uwe int
    130  1.1  uwe cs4231_ebus_match(parent, cf, aux)
    131  1.1  uwe 	struct device *parent;
    132  1.1  uwe 	struct cfdata *cf;
    133  1.1  uwe 	void *aux;
    134  1.1  uwe {
    135  1.1  uwe 	struct ebus_attach_args *ea = aux;
    136  1.1  uwe 
    137  1.1  uwe 	if (strcmp(ea->ea_name, AUDIOCS_PROM_NAME) == 0)
    138  1.1  uwe 		return (1);
    139  1.1  uwe #ifdef __sparc__		/* XXX: Krups */
    140  1.1  uwe 	if (strcmp(ea->ea_name, "sound") == 0)
    141  1.1  uwe 		return (1);
    142  1.1  uwe #endif
    143  1.1  uwe 
    144  1.1  uwe 	return (0);
    145  1.1  uwe }
    146  1.1  uwe 
    147  1.1  uwe 
    148  1.1  uwe void
    149  1.1  uwe cs4231_ebus_attach(parent, self, aux)
    150  1.1  uwe 	struct device *parent, *self;
    151  1.1  uwe 	void *aux;
    152  1.1  uwe {
    153  1.1  uwe 	struct cs4231_ebus_softc *ebsc = (struct cs4231_ebus_softc *)self;
    154  1.1  uwe 	struct cs4231_softc *sc = &ebsc->sc_cs4231;
    155  1.1  uwe 	struct ebus_attach_args *ea = aux;
    156  1.1  uwe 	bus_space_handle_t bh;
    157  1.1  uwe 	int i;
    158  1.1  uwe 
    159  1.1  uwe 	sc->sc_bustag = ea->ea_bustag;
    160  1.1  uwe 	sc->sc_dmatag = ea->ea_dmatag;
    161  1.1  uwe 
    162  1.1  uwe 	/*
    163  1.1  uwe 	 * These are the register we get from the prom:
    164  1.1  uwe 	 *	- CS4231 registers
    165  1.1  uwe 	 *	- Playback EBus DMA controller
    166  1.1  uwe 	 *	- Capture EBus DMA controller
    167  1.1  uwe 	 *	- AUXIO audio register (codec powerdown)
    168  1.1  uwe 	 *
    169  1.1  uwe 	 * Map my registers in, if they aren't already in virtual
    170  1.1  uwe 	 * address space.
    171  1.1  uwe 	 */
    172  1.1  uwe 	if (ea->ea_nvaddr) {
    173  1.1  uwe 		bh = (bus_space_handle_t)ea->ea_vaddr[0];
    174  1.1  uwe 	} else {
    175  1.1  uwe 		if (bus_space_map(ea->ea_bustag,
    176  1.1  uwe 				  EBUS_ADDR_FROM_REG(&ea->ea_reg[0]),
    177  1.1  uwe 				  ea->ea_reg[0].size,
    178  1.1  uwe 				  BUS_SPACE_MAP_LINEAR,
    179  1.1  uwe 				  &bh) != 0)
    180  1.1  uwe 		{
    181  1.1  uwe 			printf("%s: unable to map registers\n",
    182  1.1  uwe 			       self->dv_xname);
    183  1.1  uwe 			return;
    184  1.1  uwe 		}
    185  1.1  uwe 	}
    186  1.1  uwe 
    187  1.1  uwe 	/* XXX: map playback DMA registers (we just know where they are) */
    188  1.1  uwe 	if (bus_space_map(ea->ea_bustag,
    189  1.1  uwe 			  BUS_ADDR(0x14, 0x702000), /* XXX: magic num */
    190  1.1  uwe 			  sizeof(struct ebus_dmac_reg),
    191  1.1  uwe 			  BUS_SPACE_MAP_LINEAR,
    192  1.1  uwe 			  (bus_space_handle_t *)&ebsc->sc_pdmareg) != 0)
    193  1.1  uwe 	{
    194  1.2  uwe 		printf("%s: unable to map playback DMA registers\n",
    195  1.2  uwe 		       self->dv_xname);
    196  1.2  uwe 		return;
    197  1.1  uwe 	}
    198  1.1  uwe 
    199  1.1  uwe 	/* XXX: map capture DMA registers (we just know where they are) */
    200  1.1  uwe 	if (bus_space_map(ea->ea_bustag,
    201  1.1  uwe 			  BUS_ADDR(0x14, 0x704000), /* XXX: magic num */
    202  1.1  uwe 			  sizeof(struct ebus_dmac_reg),
    203  1.1  uwe 			  BUS_SPACE_MAP_LINEAR,
    204  1.1  uwe 			  (bus_space_handle_t *)&ebsc->sc_rdmareg) != 0)
    205  1.1  uwe 	{
    206  1.2  uwe 		printf("%s: unable to map capture DMA registers\n",
    207  1.2  uwe 		       self->dv_xname);
    208  1.2  uwe 		return;
    209  1.1  uwe 	}
    210  1.1  uwe 
    211  1.1  uwe 	/* establish interrupt channels */
    212  1.1  uwe 	for (i = 0; i < ea->ea_nintr; ++i)
    213  1.1  uwe 		bus_intr_establish(ea->ea_bustag,
    214  1.1  uwe 				   ea->ea_intr[i], IPL_AUDIO, 0,
    215  1.1  uwe 				   cs4231_ebus_intr, ebsc);
    216  1.1  uwe 
    217  1.1  uwe 	cs4231_common_attach(sc, bh);
    218  1.1  uwe 	printf("\n");
    219  1.1  uwe 
    220  1.1  uwe 	/* XXX: todo: move to cs4231_common_attach, pass hw_if as arg? */
    221  1.1  uwe 	audio_attach_mi(&audiocs_ebus_hw_if, sc, &sc->sc_ad1848.sc_dev);
    222  1.1  uwe }
    223  1.1  uwe 
    224  1.1  uwe 
    225  1.1  uwe #ifdef AUDIO_DEBUG
    226  1.1  uwe static void
    227  1.1  uwe cs4231_ebus_regdump(label, ebsc)
    228  1.1  uwe 	char *label;
    229  1.1  uwe 	struct cs4231_ebus_softc *ebsc;
    230  1.1  uwe {
    231  1.1  uwe 	/* char bits[128]; */
    232  1.1  uwe 
    233  1.1  uwe 	printf("cs4231regdump(%s): regs:", label);
    234  1.1  uwe 	/* XXX: dump ebus dma and aux registers */
    235  1.1  uwe 	ad1848_dump_regs(&ebsc->sc_cs4231.sc_ad1848);
    236  1.1  uwe }
    237  1.1  uwe #endif /* AUDIO_DEBUG */
    238  1.1  uwe 
    239  1.1  uwe 
    240  1.1  uwe /* XXX: nothing CS4231-specific in this code... */
    241  1.1  uwe static int
    242  1.1  uwe cs4231_ebus_dma_reset(dmac)
    243  1.1  uwe 	volatile struct ebus_dmac_reg *dmac;
    244  1.1  uwe {
    245  1.1  uwe 	int timo;
    246  1.1  uwe 
    247  1.1  uwe 	dmac->dcsr = EBDMA_RESET | EBDMA_TC; /* also clear TC, just in case */
    248  1.1  uwe 
    249  1.1  uwe 	for (timo = 50000; timo != 0; --timo)
    250  1.1  uwe 		if ((dmac->dcsr & (EBDMA_CYC_PEND | EBDMA_DRAIN)) == 0)
    251  1.1  uwe 			break;
    252  1.1  uwe 
    253  1.1  uwe 	if (timo == 0) {
    254  1.1  uwe 		printf("cs4231_ebus_dma_reset: dcsr = %x, reset timed out\n",
    255  1.1  uwe 		       dmac->dcsr);
    256  1.1  uwe 		return (ETIMEDOUT);
    257  1.1  uwe 	}
    258  1.1  uwe 
    259  1.1  uwe 	dmac->dcsr &= ~EBDMA_RESET;
    260  1.1  uwe 	return (0);
    261  1.1  uwe }
    262  1.1  uwe 
    263  1.1  uwe 
    264  1.1  uwe static void
    265  1.1  uwe cs4231_ebus_dma_advance(t, dmac)
    266  1.1  uwe 	struct cs_transfer *t;
    267  1.1  uwe 	volatile struct ebus_dmac_reg *dmac;
    268  1.1  uwe {
    269  1.1  uwe 	bus_addr_t dmaaddr;
    270  1.1  uwe 	bus_size_t dmasize;
    271  1.1  uwe 
    272  1.1  uwe 	cs4231_transfer_advance(t, &dmaaddr, &dmasize);
    273  1.1  uwe 	dmac->dbcr = (u_int32_t)dmasize;
    274  1.1  uwe 	dmac->dacr = (u_int32_t)dmaaddr;
    275  1.1  uwe }
    276  1.1  uwe 
    277  1.1  uwe 
    278  1.1  uwe /*
    279  1.1  uwe  * Trigger transfer "t" using DMA controller "dmac".
    280  1.1  uwe  * "iswrite" defines direction of the transfer.
    281  1.1  uwe  */
    282  1.1  uwe static int
    283  1.1  uwe cs4231_ebus_trigger_transfer(sc, t, dmac, iswrite,
    284  1.1  uwe 			     start, end, blksize,
    285  1.1  uwe 			     intr, arg, param)
    286  1.1  uwe 	struct cs4231_softc *sc;
    287  1.1  uwe 	struct cs_transfer *t;
    288  1.1  uwe 	volatile struct ebus_dmac_reg *dmac;
    289  1.1  uwe 	int iswrite;
    290  1.1  uwe 	void *start, *end;
    291  1.1  uwe 	int blksize;
    292  1.1  uwe 	void (*intr)(void *);
    293  1.1  uwe 	void *arg;
    294  1.1  uwe 	struct audio_params *param;
    295  1.1  uwe {
    296  1.1  uwe 	bus_addr_t dmaaddr;
    297  1.1  uwe 	bus_size_t dmasize;
    298  1.1  uwe 	int ret;
    299  1.1  uwe 
    300  1.1  uwe 	ret = cs4231_transfer_init(sc, t, &dmaaddr, &dmasize,
    301  1.1  uwe 				   start, end, blksize, intr, arg);
    302  1.1  uwe 	if (ret != 0)
    303  1.1  uwe 		return (ret);
    304  1.1  uwe 
    305  1.1  uwe 	ret = cs4231_ebus_dma_reset(dmac);
    306  1.1  uwe 	if (ret != 0)
    307  1.1  uwe 		return (ret);
    308  1.1  uwe 
    309  1.1  uwe 	dmac->dcsr |= EBDMA_EN_NEXT | (iswrite ? EBDMA_WRITE : 0)
    310  1.1  uwe 		| EBDMA_EN_DMA | EBDMA_EN_CNT | EBDMA_INT_EN;
    311  1.1  uwe 
    312  1.1  uwe 	/* first load: goes to DACR/DBCR */
    313  1.1  uwe 	dmac->dbcr = (u_int32_t)dmasize;
    314  1.1  uwe 	dmac->dacr = (u_int32_t)dmaaddr;
    315  1.1  uwe 
    316  1.1  uwe 	/* next load: goes to DNAR/DNBR */
    317  1.1  uwe 	cs4231_ebus_dma_advance(t, dmac);
    318  1.1  uwe 
    319  1.1  uwe 	return (0);
    320  1.1  uwe }
    321  1.1  uwe 
    322  1.1  uwe 
    323  1.1  uwe static int
    324  1.1  uwe cs4231_ebus_trigger_output(addr, start, end, blksize, intr, arg, param)
    325  1.1  uwe 	void *addr;
    326  1.1  uwe 	void *start, *end;
    327  1.1  uwe 	int blksize;
    328  1.1  uwe 	void (*intr)(void *);
    329  1.1  uwe 	void *arg;
    330  1.1  uwe 	struct audio_params *param;
    331  1.1  uwe {
    332  1.1  uwe 	struct cs4231_ebus_softc *ebsc = addr;
    333  1.1  uwe 	struct cs4231_softc *sc = &ebsc->sc_cs4231;
    334  1.1  uwe 	struct cs_transfer *t = &sc->sc_playback;
    335  1.1  uwe 	volatile struct ebus_dmac_reg *dma = ebsc->sc_pdmareg;
    336  1.1  uwe 	int cfg;
    337  1.1  uwe 	int ret;
    338  1.1  uwe 
    339  1.1  uwe 	ret = cs4231_ebus_trigger_transfer(sc, t, dma, 0,
    340  1.1  uwe 					   start, end, blksize,
    341  1.1  uwe 					   intr, arg,
    342  1.1  uwe 					   param);
    343  1.1  uwe 	if (ret != 0)
    344  1.1  uwe 		return (ret);
    345  1.1  uwe 
    346  1.1  uwe 	ad_write(&sc->sc_ad1848, SP_LOWER_BASE_COUNT, 0xff);
    347  1.1  uwe 	ad_write(&sc->sc_ad1848, SP_UPPER_BASE_COUNT, 0xff);
    348  1.1  uwe 
    349  1.1  uwe 	cfg = ad_read(&sc->sc_ad1848, SP_INTERFACE_CONFIG);
    350  1.1  uwe 	ad_write(&sc->sc_ad1848, SP_INTERFACE_CONFIG, (cfg | PLAYBACK_ENABLE));
    351  1.1  uwe 
    352  1.1  uwe 	return (0);
    353  1.1  uwe }
    354  1.1  uwe 
    355  1.1  uwe 
    356  1.1  uwe static int
    357  1.1  uwe cs4231_ebus_trigger_input(addr, start, end, blksize, intr, arg, param)
    358  1.1  uwe 	void *addr;
    359  1.1  uwe 	void *start, *end;
    360  1.1  uwe 	int blksize;
    361  1.1  uwe 	void (*intr)(void *);
    362  1.1  uwe 	void *arg;
    363  1.1  uwe 	struct audio_params *param;
    364  1.1  uwe {
    365  1.1  uwe 	struct cs4231_ebus_softc *ebsc = addr;
    366  1.1  uwe 	struct cs4231_softc *sc = &ebsc->sc_cs4231;
    367  1.1  uwe 	struct cs_transfer *t = &sc->sc_capture;
    368  1.1  uwe 	volatile struct ebus_dmac_reg *dmac = ebsc->sc_rdmareg;
    369  1.1  uwe 	int cfg;
    370  1.1  uwe 	int ret;
    371  1.1  uwe 
    372  1.1  uwe 	ret = cs4231_ebus_trigger_transfer(sc, t, dmac, 1,
    373  1.1  uwe 					   start, end, blksize,
    374  1.1  uwe 					   intr, arg,
    375  1.1  uwe 					   param);
    376  1.1  uwe 	if (ret != 0)
    377  1.1  uwe 		return (ret);
    378  1.1  uwe 
    379  1.1  uwe 	ad_write(&sc->sc_ad1848, CS_LOWER_REC_CNT, 0xff);
    380  1.1  uwe 	ad_write(&sc->sc_ad1848, CS_UPPER_REC_CNT, 0xff);
    381  1.1  uwe 
    382  1.1  uwe 	cfg = ad_read(&sc->sc_ad1848, SP_INTERFACE_CONFIG);
    383  1.1  uwe 	ad_write(&sc->sc_ad1848, SP_INTERFACE_CONFIG, (cfg | CAPTURE_ENABLE));
    384  1.1  uwe 
    385  1.1  uwe 	return (0);
    386  1.1  uwe }
    387  1.1  uwe 
    388  1.1  uwe 
    389  1.1  uwe static int
    390  1.1  uwe cs4231_ebus_halt_output(addr)
    391  1.1  uwe 	void *addr;
    392  1.1  uwe {
    393  1.1  uwe 	struct cs4231_ebus_softc *ebsc = (struct cs4231_ebus_softc *)addr;
    394  1.1  uwe 	struct cs4231_softc *sc = &ebsc->sc_cs4231;
    395  1.1  uwe 	int cfg;
    396  1.1  uwe 
    397  1.1  uwe 	sc->sc_playback.t_active = 0;
    398  1.1  uwe 	ebsc->sc_pdmareg->dcsr &= ~EBDMA_EN_DMA;
    399  1.1  uwe 
    400  1.1  uwe 	cfg = ad_read(&sc->sc_ad1848, SP_INTERFACE_CONFIG);
    401  1.1  uwe 	ad_write(&sc->sc_ad1848, SP_INTERFACE_CONFIG,(cfg & ~PLAYBACK_ENABLE));
    402  1.1  uwe 
    403  1.1  uwe 	return (0);
    404  1.1  uwe }
    405  1.1  uwe 
    406  1.1  uwe 
    407  1.1  uwe static int
    408  1.1  uwe cs4231_ebus_halt_input(addr)
    409  1.1  uwe 	void *addr;
    410  1.1  uwe {
    411  1.1  uwe 	struct cs4231_ebus_softc *ebsc = (struct cs4231_ebus_softc *)addr;
    412  1.1  uwe 	struct cs4231_softc *sc = &ebsc->sc_cs4231;
    413  1.1  uwe 	int cfg;
    414  1.1  uwe 
    415  1.1  uwe 	sc->sc_capture.t_active = 0;
    416  1.1  uwe 	ebsc->sc_pdmareg->dcsr &= ~EBDMA_EN_DMA;
    417  1.1  uwe 
    418  1.1  uwe 	cfg = ad_read(&sc->sc_ad1848, SP_INTERFACE_CONFIG);
    419  1.1  uwe 	ad_write(&sc->sc_ad1848, SP_INTERFACE_CONFIG, (cfg & ~CAPTURE_ENABLE));
    420  1.1  uwe 
    421  1.1  uwe 	return (0);
    422  1.1  uwe }
    423  1.1  uwe 
    424  1.1  uwe 
    425  1.1  uwe static int
    426  1.1  uwe cs4231_ebus_dma_intr(t, dmac)
    427  1.1  uwe 	struct cs_transfer *t;
    428  1.1  uwe 	volatile struct ebus_dmac_reg *dmac;
    429  1.1  uwe {
    430  1.1  uwe 	u_int32_t csr;
    431  1.1  uwe #ifdef AUDIO_DEBUG
    432  1.1  uwe 	char bits[128];
    433  1.1  uwe #endif
    434  1.1  uwe 
    435  1.1  uwe 	/* read DMA status, clear TC bit by writing it back */
    436  1.1  uwe 	csr = dmac->dcsr;
    437  1.1  uwe 	dmac->dcsr = csr;
    438  1.1  uwe 	DPRINTF(("audiocs: %s dcsr=%s\n", t->t_name,
    439  1.1  uwe 		 bitmask_snprintf(csr, EBUS_DCSR_BITS, bits, sizeof(bits))));
    440  1.1  uwe 
    441  1.1  uwe 	if (csr & EBDMA_ERR_PEND) {
    442  1.1  uwe 		++t->t_ierrcnt.ev_count;
    443  1.1  uwe 		printf("audiocs: %s DMA error, resetting\n", t->t_name);
    444  1.1  uwe 		cs4231_ebus_dma_reset(dmac);
    445  1.1  uwe 		/* how to notify audio(9)??? */
    446  1.1  uwe 		return (1);
    447  1.1  uwe 	}
    448  1.1  uwe 
    449  1.1  uwe 	if ((csr & EBDMA_INT_PEND) == 0)
    450  1.1  uwe 		return (0);
    451  1.1  uwe 
    452  1.1  uwe 	++t->t_intrcnt.ev_count;
    453  1.1  uwe 
    454  1.1  uwe 	if ((csr & EBDMA_TC) == 0) { /* can this happen? */
    455  1.1  uwe 		printf("audiocs: %s INT_PEND but !TC\n", t->t_name);
    456  1.1  uwe 		return (1);
    457  1.1  uwe 	}
    458  1.1  uwe 
    459  1.1  uwe 	if (!t->t_active)
    460  1.1  uwe 		return (1);
    461  1.1  uwe 
    462  1.1  uwe 	cs4231_ebus_dma_advance(t, dmac);
    463  1.1  uwe 
    464  1.1  uwe 	/* call audio(9) framework while dma is chugging along */
    465  1.1  uwe 	if (t->t_intr != NULL)
    466  1.1  uwe 		(*t->t_intr)(t->t_arg);
    467  1.1  uwe 	return (1);
    468  1.1  uwe }
    469  1.1  uwe 
    470  1.1  uwe 
    471  1.1  uwe static int
    472  1.1  uwe cs4231_ebus_intr(arg)
    473  1.1  uwe 	void *arg;
    474  1.1  uwe {
    475  1.1  uwe 	struct cs4231_ebus_softc *ebsc = (struct cs4231_ebus_softc *)arg;
    476  1.1  uwe 	struct cs4231_softc *sc = &ebsc->sc_cs4231;
    477  1.1  uwe 	int status;
    478  1.1  uwe 	int ret;
    479  1.1  uwe #ifdef AUDIO_DEBUG
    480  1.1  uwe 	char bits[128];
    481  1.1  uwe #endif
    482  1.1  uwe 
    483  1.1  uwe 	status = ADREAD(&sc->sc_ad1848, AD1848_STATUS);
    484  1.1  uwe 
    485  1.1  uwe #ifdef AUDIO_DEBUG
    486  1.1  uwe 	if (cs4231_ebus_debug > 1)
    487  1.1  uwe 		cs4231_ebus_regdump("audiointr", ebsc);
    488  1.1  uwe 
    489  1.1  uwe 	DPRINTF(("%s: status: %s\n", sc->sc_ad1848.sc_dev.dv_xname,
    490  1.1  uwe 		 bitmask_snprintf(status, AD_R2_BITS, bits, sizeof(bits))));
    491  1.1  uwe #endif
    492  1.1  uwe 
    493  1.1  uwe 	if (status & INTERRUPT_STATUS) {
    494  1.1  uwe #ifdef AUDIO_DEBUG
    495  1.2  uwe 		int reason;
    496  1.1  uwe 
    497  1.1  uwe 		reason = ad_read(&sc->sc_ad1848, CS_IRQ_STATUS);
    498  1.1  uwe 		DPRINTF(("%s: i24: %s\n", sc->sc_ad1848.sc_dev.dv_xname,
    499  1.1  uwe 		  bitmask_snprintf(reason, CS_I24_BITS, bits, sizeof(bits))));
    500  1.1  uwe #endif
    501  1.1  uwe 		/* clear interrupt from ad1848 */
    502  1.1  uwe 		ADWRITE(&sc->sc_ad1848, AD1848_STATUS, 0);
    503  1.1  uwe 	}
    504  1.1  uwe 
    505  1.1  uwe 	ret = 0;
    506  1.1  uwe 
    507  1.1  uwe 	if (cs4231_ebus_dma_intr(&sc->sc_capture, ebsc->sc_rdmareg)) {
    508  1.2  uwe 		++sc->sc_intrcnt.ev_count;
    509  1.2  uwe 		ret = 1;
    510  1.1  uwe 	}
    511  1.1  uwe 
    512  1.1  uwe 	if (cs4231_ebus_dma_intr(&sc->sc_playback, ebsc->sc_pdmareg)) {
    513  1.2  uwe 		++sc->sc_intrcnt.ev_count;
    514  1.2  uwe 		ret = 1;
    515  1.1  uwe 	}
    516  1.1  uwe 
    517  1.1  uwe 	return (ret);
    518  1.1  uwe }
    519