Home | History | Annotate | Line # | Download | only in ebus
cs4231_ebus.c revision 1.28
      1  1.28  christos /*	$NetBSD: cs4231_ebus.c,v 1.28 2008/12/16 22:35:29 christos Exp $ */
      2   1.1       uwe 
      3   1.1       uwe /*
      4   1.1       uwe  * Copyright (c) 2002 Valeriy E. Ushakov
      5   1.1       uwe  * All rights reserved.
      6   1.1       uwe  *
      7   1.1       uwe  * Redistribution and use in source and binary forms, with or without
      8   1.1       uwe  * modification, are permitted provided that the following conditions
      9   1.1       uwe  * are met:
     10   1.1       uwe  * 1. Redistributions of source code must retain the above copyright
     11   1.1       uwe  *    notice, this list of conditions and the following disclaimer.
     12   1.1       uwe  * 2. Redistributions in binary form must reproduce the above copyright
     13   1.1       uwe  *    notice, this list of conditions and the following disclaimer in the
     14   1.1       uwe  *    documentation and/or other materials provided with the distribution.
     15   1.1       uwe  * 3. The name of the author may not be used to endorse or promote products
     16   1.1       uwe  *    derived from this software without specific prior written permission
     17   1.1       uwe  *
     18   1.1       uwe  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     19   1.1       uwe  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     20   1.1       uwe  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     21   1.1       uwe  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     22   1.1       uwe  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     23   1.1       uwe  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     24   1.1       uwe  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     25   1.1       uwe  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     26   1.1       uwe  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
     27   1.1       uwe  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     28   1.1       uwe  */
     29  1.12     lukem 
     30  1.12     lukem #include <sys/cdefs.h>
     31  1.28  christos __KERNEL_RCSID(0, "$NetBSD: cs4231_ebus.c,v 1.28 2008/12/16 22:35:29 christos Exp $");
     32   1.1       uwe 
     33   1.1       uwe #include <sys/param.h>
     34   1.1       uwe #include <sys/systm.h>
     35   1.1       uwe #include <sys/errno.h>
     36   1.1       uwe #include <sys/device.h>
     37   1.1       uwe #include <sys/malloc.h>
     38  1.24        ad #include <sys/cpu.h>
     39   1.1       uwe 
     40   1.1       uwe #include <machine/autoconf.h>
     41  1.24        ad 
     42   1.1       uwe #include <dev/ebus/ebusreg.h>
     43   1.1       uwe #include <dev/ebus/ebusvar.h>
     44   1.1       uwe 
     45   1.1       uwe #include <sys/audioio.h>
     46   1.1       uwe #include <dev/audio_if.h>
     47   1.1       uwe 
     48   1.1       uwe #include <dev/ic/ad1848reg.h>
     49   1.1       uwe #include <dev/ic/cs4231reg.h>
     50   1.1       uwe #include <dev/ic/ad1848var.h>
     51   1.1       uwe #include <dev/ic/cs4231var.h>
     52   1.1       uwe 
     53   1.1       uwe #ifdef AUDIO_DEBUG
     54   1.1       uwe int cs4231_ebus_debug = 0;
     55   1.2       uwe #define DPRINTF(x)	if (cs4231_ebus_debug) printf x
     56   1.1       uwe #else
     57   1.1       uwe #define DPRINTF(x)
     58   1.1       uwe #endif
     59   1.1       uwe 
     60   1.1       uwe 
     61   1.1       uwe struct cs4231_ebus_softc {
     62   1.1       uwe 	struct cs4231_softc sc_cs4231;
     63   1.1       uwe 
     64  1.24        ad 	void *sc_pint;
     65  1.24        ad 	void *sc_rint;
     66   1.3       uwe 	bus_space_tag_t sc_bt;
     67   1.3       uwe 	bus_space_handle_t sc_pdmareg; /* playback DMA */
     68   1.3       uwe 	bus_space_handle_t sc_cdmareg; /* record DMA */
     69   1.1       uwe };
     70   1.1       uwe 
     71   1.1       uwe 
     72   1.1       uwe void	cs4231_ebus_attach(struct device *, struct device *, void *);
     73   1.1       uwe int	cs4231_ebus_match(struct device *, struct cfdata *, void *);
     74   1.1       uwe 
     75  1.26        ad static int	cs4231_ebus_pint(void *);
     76  1.26        ad static int	cs4231_ebus_rint(void *);
     77  1.24        ad 
     78   1.8   thorpej CFATTACH_DECL(audiocs_ebus, sizeof(struct cs4231_ebus_softc),
     79   1.9   thorpej     cs4231_ebus_match, cs4231_ebus_attach, NULL, NULL);
     80   1.1       uwe 
     81  1.11       wiz /* audio_hw_if methods specific to ebus DMA */
     82  1.15      kent static int	cs4231_ebus_round_blocksize(void *, int, int,
     83  1.15      kent 					    const audio_params_t *);
     84   1.1       uwe static int	cs4231_ebus_trigger_output(void *, void *, void *, int,
     85   1.1       uwe 					   void (*)(void *), void *,
     86  1.16      kent 					   const audio_params_t *);
     87   1.1       uwe static int	cs4231_ebus_trigger_input(void *, void *, void *, int,
     88   1.1       uwe 					  void (*)(void *), void *,
     89  1.16      kent 					  const audio_params_t *);
     90   1.1       uwe static int	cs4231_ebus_halt_output(void *);
     91   1.1       uwe static int	cs4231_ebus_halt_input(void *);
     92   1.1       uwe 
     93  1.14      yamt const struct audio_hw_if audiocs_ebus_hw_if = {
     94   1.1       uwe 	cs4231_open,
     95   1.1       uwe 	cs4231_close,
     96   1.1       uwe 	NULL,			/* drain */
     97   1.1       uwe 	ad1848_query_encoding,
     98   1.1       uwe 	ad1848_set_params,
     99  1.13       uwe 	cs4231_ebus_round_blocksize,
    100   1.1       uwe 	ad1848_commit_settings,
    101   1.1       uwe 	NULL,			/* init_output */
    102   1.1       uwe 	NULL,			/* init_input */
    103   1.1       uwe 	NULL,			/* start_output */
    104   1.1       uwe 	NULL,			/* start_input */
    105   1.1       uwe 	cs4231_ebus_halt_output,
    106   1.1       uwe 	cs4231_ebus_halt_input,
    107   1.1       uwe 	NULL,			/* speaker_ctl */
    108   1.1       uwe 	cs4231_getdev,
    109   1.1       uwe 	NULL,			/* setfd */
    110   1.1       uwe 	cs4231_set_port,
    111   1.1       uwe 	cs4231_get_port,
    112   1.1       uwe 	cs4231_query_devinfo,
    113   1.1       uwe 	cs4231_malloc,
    114   1.1       uwe 	cs4231_free,
    115  1.13       uwe 	NULL,			/* round_buffersize */
    116   1.2       uwe 	NULL,			/* mappage */
    117   1.1       uwe 	cs4231_get_props,
    118   1.1       uwe 	cs4231_ebus_trigger_output,
    119   1.1       uwe 	cs4231_ebus_trigger_input,
    120   1.1       uwe 	NULL,			/* dev_ioctl */
    121  1.22    martin 	NULL,			/* powerstate */
    122   1.1       uwe };
    123   1.1       uwe 
    124   1.1       uwe #ifdef AUDIO_DEBUG
    125   1.1       uwe static void	cs4231_ebus_regdump(char *, struct cs4231_ebus_softc *);
    126   1.1       uwe #endif
    127   1.1       uwe 
    128   1.3       uwe static int	cs4231_ebus_dma_reset(bus_space_tag_t, bus_space_handle_t);
    129   1.1       uwe static int	cs4231_ebus_trigger_transfer(struct cs4231_softc *,
    130   1.3       uwe 			struct cs_transfer *,
    131   1.3       uwe 			bus_space_tag_t, bus_space_handle_t,
    132   1.1       uwe 			int, void *, void *, int, void (*)(void *), void *,
    133  1.16      kent 			const audio_params_t *);
    134   1.1       uwe static void	cs4231_ebus_dma_advance(struct cs_transfer *,
    135   1.3       uwe 					bus_space_tag_t, bus_space_handle_t);
    136   1.1       uwe static int	cs4231_ebus_dma_intr(struct cs_transfer *,
    137  1.24        ad 				     bus_space_tag_t, bus_space_handle_t,
    138  1.24        ad 				     void *);
    139   1.1       uwe static int	cs4231_ebus_intr(void *);
    140   1.1       uwe 
    141   1.1       uwe 
    142   1.1       uwe int
    143  1.17      kent cs4231_ebus_match(struct device *parent, struct cfdata *cf, void *aux)
    144   1.1       uwe {
    145  1.17      kent 	struct ebus_attach_args *ea;
    146  1.27       mrg 	char *compat;
    147   1.1       uwe 
    148  1.17      kent 	ea = aux;
    149   1.1       uwe 	if (strcmp(ea->ea_name, AUDIOCS_PROM_NAME) == 0)
    150  1.17      kent 		return 1;
    151   1.1       uwe #ifdef __sparc__		/* XXX: Krups */
    152   1.1       uwe 	if (strcmp(ea->ea_name, "sound") == 0)
    153  1.17      kent 		return 1;
    154   1.1       uwe #endif
    155   1.1       uwe 
    156  1.27       mrg 	compat = prom_getpropstring(ea->ea_node, "compatible");
    157  1.27       mrg 	if (compat && strcmp(compat, AUDIOCS_PROM_NAME) == 0)
    158  1.27       mrg 		return 1;
    159  1.27       mrg 
    160  1.17      kent 	return 0;
    161   1.1       uwe }
    162   1.1       uwe 
    163   1.1       uwe 
    164   1.1       uwe void
    165  1.17      kent cs4231_ebus_attach(struct device *parent, struct device *self, void *aux)
    166  1.17      kent {
    167  1.17      kent 	struct cs4231_ebus_softc *ebsc;
    168  1.17      kent 	struct cs4231_softc *sc;
    169  1.17      kent 	struct ebus_attach_args *ea;
    170   1.1       uwe 	bus_space_handle_t bh;
    171   1.1       uwe 	int i;
    172   1.1       uwe 
    173  1.20   thorpej 	ebsc = device_private(self);
    174  1.17      kent 	sc = &ebsc->sc_cs4231;
    175  1.17      kent 	ea = aux;
    176   1.3       uwe 	sc->sc_bustag = ebsc->sc_bt = ea->ea_bustag;
    177   1.1       uwe 	sc->sc_dmatag = ea->ea_dmatag;
    178   1.1       uwe 
    179  1.26        ad 	ebsc->sc_pint = sparc_softintr_establish(IPL_VM,
    180  1.26        ad 	    (void *)cs4231_ebus_pint, sc);
    181  1.26        ad 	ebsc->sc_rint = sparc_softintr_establish(IPL_VM,
    182  1.26        ad 	    (void *)cs4231_ebus_rint, sc);
    183  1.24        ad 
    184   1.1       uwe 	/*
    185   1.1       uwe 	 * These are the register we get from the prom:
    186   1.1       uwe 	 *	- CS4231 registers
    187   1.1       uwe 	 *	- Playback EBus DMA controller
    188   1.1       uwe 	 *	- Capture EBus DMA controller
    189   1.1       uwe 	 *	- AUXIO audio register (codec powerdown)
    190   1.1       uwe 	 *
    191   1.1       uwe 	 * Map my registers in, if they aren't already in virtual
    192   1.1       uwe 	 * address space.
    193   1.1       uwe 	 */
    194   1.4       eeh 	if (bus_space_map(ea->ea_bustag, EBUS_ADDR_FROM_REG(&ea->ea_reg[0]),
    195   1.4       eeh 		ea->ea_reg[0].size, 0, &bh) != 0) {
    196   1.6       uwe 		printf(": unable to map registers\n");
    197   1.4       eeh 		return;
    198   1.1       uwe 	}
    199  1.18     perry 
    200   1.1       uwe 	/* XXX: map playback DMA registers (we just know where they are) */
    201   1.1       uwe 	if (bus_space_map(ea->ea_bustag,
    202   1.1       uwe 			  BUS_ADDR(0x14, 0x702000), /* XXX: magic num */
    203   1.3       uwe 			  EBUS_DMAC_SIZE,
    204   1.3       uwe 			  0, &ebsc->sc_pdmareg) != 0)
    205   1.1       uwe 	{
    206   1.6       uwe 		printf(": unable to map playback DMA registers\n");
    207   1.2       uwe 		return;
    208   1.1       uwe 	}
    209   1.1       uwe 
    210   1.1       uwe 	/* XXX: map capture DMA registers (we just know where they are) */
    211   1.1       uwe 	if (bus_space_map(ea->ea_bustag,
    212   1.1       uwe 			  BUS_ADDR(0x14, 0x704000), /* XXX: magic num */
    213   1.3       uwe 			  EBUS_DMAC_SIZE,
    214   1.3       uwe 			  0, &ebsc->sc_cdmareg) != 0)
    215   1.1       uwe 	{
    216   1.6       uwe 		printf(": unable to map capture DMA registers\n");
    217   1.2       uwe 		return;
    218   1.1       uwe 	}
    219   1.1       uwe 
    220   1.1       uwe 	/* establish interrupt channels */
    221   1.1       uwe 	for (i = 0; i < ea->ea_nintr; ++i)
    222   1.1       uwe 		bus_intr_establish(ea->ea_bustag,
    223  1.24        ad 				   ea->ea_intr[i], IPL_SCHED,
    224   1.1       uwe 				   cs4231_ebus_intr, ebsc);
    225   1.1       uwe 
    226   1.1       uwe 	cs4231_common_attach(sc, bh);
    227   1.1       uwe 	printf("\n");
    228   1.1       uwe 
    229   1.1       uwe 	/* XXX: todo: move to cs4231_common_attach, pass hw_if as arg? */
    230   1.1       uwe 	audio_attach_mi(&audiocs_ebus_hw_if, sc, &sc->sc_ad1848.sc_dev);
    231   1.1       uwe }
    232   1.1       uwe 
    233   1.1       uwe 
    234  1.13       uwe static int
    235  1.17      kent cs4231_ebus_round_blocksize(void *addr, int blk, int mode,
    236  1.17      kent 			    const audio_params_t *param)
    237  1.13       uwe {
    238  1.13       uwe 
    239  1.13       uwe 	/* we want to use DMA burst size of 16 words */
    240  1.17      kent 	return blk & -64;
    241  1.13       uwe }
    242  1.13       uwe 
    243  1.13       uwe 
    244   1.1       uwe #ifdef AUDIO_DEBUG
    245   1.1       uwe static void
    246  1.17      kent cs4231_ebus_regdump(char *label, struct cs4231_ebus_softc *ebsc)
    247   1.1       uwe {
    248   1.1       uwe 	/* char bits[128]; */
    249   1.1       uwe 
    250   1.1       uwe 	printf("cs4231regdump(%s): regs:", label);
    251  1.11       wiz 	/* XXX: dump ebus DMA and aux registers */
    252   1.1       uwe 	ad1848_dump_regs(&ebsc->sc_cs4231.sc_ad1848);
    253   1.1       uwe }
    254   1.1       uwe #endif /* AUDIO_DEBUG */
    255   1.1       uwe 
    256   1.1       uwe 
    257   1.1       uwe /* XXX: nothing CS4231-specific in this code... */
    258   1.1       uwe static int
    259  1.17      kent cs4231_ebus_dma_reset(bus_space_tag_t dt, bus_space_handle_t dh)
    260   1.1       uwe {
    261   1.3       uwe 	u_int32_t csr;
    262   1.1       uwe 	int timo;
    263   1.1       uwe 
    264   1.3       uwe 	/* reset, also clear TC, just in case */
    265   1.3       uwe 	bus_space_write_4(dt, dh, EBUS_DMAC_DCSR, EBDMA_RESET | EBDMA_TC);
    266   1.1       uwe 
    267   1.3       uwe 	for (timo = 50000; timo != 0; --timo) {
    268   1.3       uwe 		csr = bus_space_read_4(dt, dh, EBUS_DMAC_DCSR);
    269   1.3       uwe 		if ((csr & (EBDMA_CYC_PEND | EBDMA_DRAIN)) == 0)
    270   1.1       uwe 			break;
    271   1.3       uwe 	}
    272   1.1       uwe 
    273   1.1       uwe 	if (timo == 0) {
    274   1.3       uwe 		char bits[128];
    275  1.28  christos 		snprintb(bits, sizeof(bits), EBUS_DCSR_BITS, csr);
    276  1.28  christos 		printf("cs4231_ebus_dma_reset: timed out: csr=%s\n", bits);
    277  1.17      kent 		return ETIMEDOUT;
    278   1.1       uwe 	}
    279   1.1       uwe 
    280   1.3       uwe 	bus_space_write_4(dt, dh, EBUS_DMAC_DCSR, csr & ~EBDMA_RESET);
    281  1.17      kent 	return 0;
    282   1.1       uwe }
    283   1.1       uwe 
    284   1.1       uwe 
    285   1.1       uwe static void
    286  1.17      kent cs4231_ebus_dma_advance(struct cs_transfer *t, bus_space_tag_t dt,
    287  1.17      kent 			bus_space_handle_t dh)
    288   1.1       uwe {
    289   1.1       uwe 	bus_addr_t dmaaddr;
    290   1.1       uwe 	bus_size_t dmasize;
    291   1.1       uwe 
    292   1.1       uwe 	cs4231_transfer_advance(t, &dmaaddr, &dmasize);
    293   1.3       uwe 
    294   1.3       uwe 	bus_space_write_4(dt, dh, EBUS_DMAC_DNBR, (u_int32_t)dmasize);
    295   1.3       uwe 	bus_space_write_4(dt, dh, EBUS_DMAC_DNAR, (u_int32_t)dmaaddr);
    296   1.1       uwe }
    297   1.1       uwe 
    298   1.1       uwe 
    299   1.1       uwe /*
    300  1.13       uwe  * Trigger transfer "t" using DMA controller at "dt"/"dh".
    301   1.1       uwe  * "iswrite" defines direction of the transfer.
    302   1.1       uwe  */
    303   1.1       uwe static int
    304  1.17      kent cs4231_ebus_trigger_transfer(
    305  1.17      kent 	struct cs4231_softc *sc,
    306  1.17      kent 	struct cs_transfer *t,
    307  1.17      kent 	bus_space_tag_t dt,
    308  1.17      kent 	bus_space_handle_t dh,
    309  1.17      kent 	int iswrite,
    310  1.17      kent 	void *start, void *end,
    311  1.17      kent 	int blksize,
    312  1.17      kent 	void (*intr)(void *),
    313  1.17      kent 	void *arg,
    314  1.17      kent 	const audio_params_t *param)
    315   1.1       uwe {
    316  1.17      kent 	uint32_t csr;
    317   1.1       uwe 	bus_addr_t dmaaddr;
    318   1.1       uwe 	bus_size_t dmasize;
    319   1.1       uwe 	int ret;
    320   1.1       uwe 
    321   1.1       uwe 	ret = cs4231_transfer_init(sc, t, &dmaaddr, &dmasize,
    322   1.1       uwe 				   start, end, blksize, intr, arg);
    323   1.1       uwe 	if (ret != 0)
    324  1.17      kent 		return ret;
    325   1.1       uwe 
    326   1.3       uwe 	ret = cs4231_ebus_dma_reset(dt, dh);
    327   1.1       uwe 	if (ret != 0)
    328  1.17      kent 		return ret;
    329   1.1       uwe 
    330   1.5    martin 	csr = bus_space_read_4(dt, dh, EBUS_DMAC_DCSR);
    331   1.5    martin 	bus_space_write_4(dt, dh, EBUS_DMAC_DCSR,
    332   1.3       uwe 			  csr | EBDMA_EN_NEXT | (iswrite ? EBDMA_WRITE : 0)
    333  1.13       uwe 			  | EBDMA_EN_DMA | EBDMA_EN_CNT | EBDMA_INT_EN
    334  1.13       uwe 			  | EBDMA_BURST_SIZE_16);
    335   1.3       uwe 
    336   1.3       uwe 	/* first load: propagated to DACR/DBCR */
    337  1.17      kent 	bus_space_write_4(dt, dh, EBUS_DMAC_DNBR, (uint32_t)dmasize);
    338  1.17      kent 	bus_space_write_4(dt, dh, EBUS_DMAC_DNAR, (uint32_t)dmaaddr);
    339   1.1       uwe 
    340   1.1       uwe 	/* next load: goes to DNAR/DNBR */
    341   1.3       uwe 	cs4231_ebus_dma_advance(t, dt, dh);
    342   1.1       uwe 
    343  1.17      kent 	return 0;
    344   1.1       uwe }
    345   1.1       uwe 
    346   1.1       uwe 
    347   1.1       uwe static int
    348  1.17      kent cs4231_ebus_trigger_output(void *addr, void *start, void *end, int blksize,
    349  1.17      kent 			   void (*intr)(void *), void *arg,
    350  1.17      kent 			   const audio_params_t *param)
    351   1.1       uwe {
    352  1.17      kent 	struct cs4231_ebus_softc *ebsc;
    353  1.17      kent 	struct cs4231_softc *sc;
    354   1.3       uwe 	int cfg, ret;
    355   1.1       uwe 
    356  1.17      kent 	ebsc = addr;
    357  1.17      kent 	sc = &ebsc->sc_cs4231;
    358   1.3       uwe 	ret = cs4231_ebus_trigger_transfer(sc, &sc->sc_playback,
    359   1.3       uwe 					   ebsc->sc_bt, ebsc->sc_pdmareg,
    360   1.3       uwe 					   0, /* iswrite */
    361   1.1       uwe 					   start, end, blksize,
    362   1.3       uwe 					   intr, arg, param);
    363   1.1       uwe 	if (ret != 0)
    364  1.17      kent 		return ret;
    365   1.1       uwe 
    366   1.1       uwe 	ad_write(&sc->sc_ad1848, SP_LOWER_BASE_COUNT, 0xff);
    367   1.1       uwe 	ad_write(&sc->sc_ad1848, SP_UPPER_BASE_COUNT, 0xff);
    368   1.1       uwe 
    369   1.1       uwe 	cfg = ad_read(&sc->sc_ad1848, SP_INTERFACE_CONFIG);
    370   1.3       uwe 	ad_write(&sc->sc_ad1848, SP_INTERFACE_CONFIG, cfg | PLAYBACK_ENABLE);
    371   1.1       uwe 
    372  1.17      kent 	return 0;
    373   1.1       uwe }
    374   1.1       uwe 
    375   1.1       uwe 
    376   1.1       uwe static int
    377  1.17      kent cs4231_ebus_trigger_input(void *addr, void *start, void *end, int blksize,
    378  1.17      kent 			  void (*intr)(void *), void *arg,
    379  1.17      kent 			  const audio_params_t *param)
    380   1.1       uwe {
    381  1.17      kent 	struct cs4231_ebus_softc *ebsc;
    382  1.17      kent 	struct cs4231_softc *sc;
    383   1.3       uwe 	int cfg, ret;
    384   1.1       uwe 
    385  1.17      kent 	ebsc = addr;
    386  1.17      kent 	sc = &ebsc->sc_cs4231;
    387   1.3       uwe 	ret = cs4231_ebus_trigger_transfer(sc, &sc->sc_capture,
    388   1.3       uwe 					   ebsc->sc_bt, ebsc->sc_cdmareg,
    389   1.3       uwe 					   1, /* iswrite */
    390   1.1       uwe 					   start, end, blksize,
    391   1.3       uwe 					   intr, arg, param);
    392   1.1       uwe 	if (ret != 0)
    393  1.17      kent 		return ret;
    394   1.1       uwe 
    395   1.1       uwe 	ad_write(&sc->sc_ad1848, CS_LOWER_REC_CNT, 0xff);
    396   1.1       uwe 	ad_write(&sc->sc_ad1848, CS_UPPER_REC_CNT, 0xff);
    397   1.1       uwe 
    398   1.1       uwe 	cfg = ad_read(&sc->sc_ad1848, SP_INTERFACE_CONFIG);
    399   1.3       uwe 	ad_write(&sc->sc_ad1848, SP_INTERFACE_CONFIG, cfg | CAPTURE_ENABLE);
    400   1.1       uwe 
    401  1.17      kent 	return 0;
    402   1.1       uwe }
    403   1.1       uwe 
    404   1.1       uwe 
    405   1.1       uwe static int
    406  1.17      kent cs4231_ebus_halt_output(void *addr)
    407   1.1       uwe {
    408  1.17      kent 	struct cs4231_ebus_softc *ebsc;
    409  1.17      kent 	struct cs4231_softc *sc;
    410   1.3       uwe 	u_int32_t csr;
    411   1.1       uwe 	int cfg;
    412   1.1       uwe 
    413  1.17      kent 	ebsc = addr;
    414  1.17      kent 	sc = &ebsc->sc_cs4231;
    415   1.1       uwe 	sc->sc_playback.t_active = 0;
    416   1.3       uwe 
    417   1.3       uwe 	csr = bus_space_read_4(ebsc->sc_bt, ebsc->sc_pdmareg, EBUS_DMAC_DCSR);
    418   1.3       uwe 	bus_space_write_4(ebsc->sc_bt, ebsc->sc_pdmareg, EBUS_DMAC_DCSR,
    419   1.3       uwe 			  csr & ~EBDMA_EN_DMA);
    420   1.1       uwe 
    421   1.1       uwe 	cfg = ad_read(&sc->sc_ad1848, SP_INTERFACE_CONFIG);
    422   1.3       uwe 	ad_write(&sc->sc_ad1848, SP_INTERFACE_CONFIG,
    423   1.3       uwe 		 cfg & ~PLAYBACK_ENABLE);
    424   1.1       uwe 
    425  1.17      kent 	return 0;
    426   1.1       uwe }
    427   1.1       uwe 
    428   1.1       uwe 
    429   1.1       uwe static int
    430  1.17      kent cs4231_ebus_halt_input(void *addr)
    431   1.1       uwe {
    432  1.17      kent 	struct cs4231_ebus_softc *ebsc;
    433  1.17      kent 	struct cs4231_softc *sc;
    434  1.17      kent 	uint32_t csr;
    435   1.1       uwe 	int cfg;
    436   1.1       uwe 
    437  1.17      kent 	ebsc = addr;
    438  1.17      kent 	sc = &ebsc->sc_cs4231;
    439   1.1       uwe 	sc->sc_capture.t_active = 0;
    440   1.3       uwe 
    441   1.3       uwe 	csr = bus_space_read_4(ebsc->sc_bt, ebsc->sc_cdmareg, EBUS_DMAC_DCSR);
    442   1.3       uwe 	bus_space_write_4(ebsc->sc_bt, ebsc->sc_cdmareg, EBUS_DMAC_DCSR,
    443   1.3       uwe 			  csr & ~EBDMA_EN_DMA);
    444   1.1       uwe 
    445   1.1       uwe 	cfg = ad_read(&sc->sc_ad1848, SP_INTERFACE_CONFIG);
    446   1.3       uwe 	ad_write(&sc->sc_ad1848, SP_INTERFACE_CONFIG,
    447   1.3       uwe 		 cfg & ~CAPTURE_ENABLE);
    448   1.1       uwe 
    449  1.17      kent 	return 0;
    450   1.1       uwe }
    451   1.1       uwe 
    452   1.1       uwe 
    453   1.1       uwe static int
    454  1.17      kent cs4231_ebus_dma_intr(struct cs_transfer *t, bus_space_tag_t dt,
    455  1.24        ad 		     bus_space_handle_t dh, void *sih)
    456   1.1       uwe {
    457  1.17      kent 	uint32_t csr;
    458   1.1       uwe #ifdef AUDIO_DEBUG
    459   1.1       uwe 	char bits[128];
    460   1.1       uwe #endif
    461   1.1       uwe 
    462   1.1       uwe 	/* read DMA status, clear TC bit by writing it back */
    463   1.3       uwe 	csr = bus_space_read_4(dt, dh, EBUS_DMAC_DCSR);
    464   1.3       uwe 	bus_space_write_4(dt, dh, EBUS_DMAC_DCSR, csr);
    465  1.28  christos #ifdef AUDIO_DEBUG
    466  1.28  christos 	snprintb(bits, sizeof(bits), EBUS_DCSR_BITS, csr);
    467  1.28  christos 	DPRINTF(("audiocs: %s dcsr=%s\n", t->t_name, bits));
    468   1.1       uwe 
    469   1.1       uwe 	if (csr & EBDMA_ERR_PEND) {
    470   1.1       uwe 		++t->t_ierrcnt.ev_count;
    471   1.1       uwe 		printf("audiocs: %s DMA error, resetting\n", t->t_name);
    472   1.3       uwe 		cs4231_ebus_dma_reset(dt, dh);
    473   1.1       uwe 		/* how to notify audio(9)??? */
    474  1.17      kent 		return 1;
    475   1.1       uwe 	}
    476   1.1       uwe 
    477   1.1       uwe 	if ((csr & EBDMA_INT_PEND) == 0)
    478  1.17      kent 		return 0;
    479   1.1       uwe 
    480   1.1       uwe 	++t->t_intrcnt.ev_count;
    481   1.1       uwe 
    482   1.1       uwe 	if ((csr & EBDMA_TC) == 0) { /* can this happen? */
    483   1.1       uwe 		printf("audiocs: %s INT_PEND but !TC\n", t->t_name);
    484  1.17      kent 		return 1;
    485   1.1       uwe 	}
    486   1.1       uwe 
    487   1.1       uwe 	if (!t->t_active)
    488  1.17      kent 		return 1;
    489   1.1       uwe 
    490   1.3       uwe 	cs4231_ebus_dma_advance(t, dt, dh);
    491   1.1       uwe 
    492  1.11       wiz 	/* call audio(9) framework while DMA is chugging along */
    493   1.1       uwe 	if (t->t_intr != NULL)
    494  1.26        ad 		sparc_softintr_schedule(sih);
    495  1.17      kent 	return 1;
    496   1.1       uwe }
    497   1.1       uwe 
    498   1.1       uwe 
    499   1.1       uwe static int
    500  1.17      kent cs4231_ebus_intr(void *arg)
    501   1.1       uwe {
    502  1.17      kent 	struct cs4231_ebus_softc *ebsc;
    503  1.17      kent 	struct cs4231_softc *sc;
    504   1.1       uwe 	int status;
    505   1.1       uwe 	int ret;
    506   1.1       uwe #ifdef AUDIO_DEBUG
    507   1.1       uwe 	char bits[128];
    508   1.1       uwe #endif
    509   1.1       uwe 
    510  1.17      kent 	ebsc = arg;
    511  1.17      kent 	sc = &ebsc->sc_cs4231;
    512   1.1       uwe 	status = ADREAD(&sc->sc_ad1848, AD1848_STATUS);
    513   1.1       uwe 
    514   1.1       uwe #ifdef AUDIO_DEBUG
    515   1.1       uwe 	if (cs4231_ebus_debug > 1)
    516   1.1       uwe 		cs4231_ebus_regdump("audiointr", ebsc);
    517   1.1       uwe 
    518  1.28  christos 	snprintb(bits, sizeof(bits), AD_R2_BITS, status);
    519  1.25    cegger 	DPRINTF(("%s: status: %s\n", device_xname(&sc->sc_ad1848.sc_dev),
    520  1.28  christos 	    bits));
    521   1.1       uwe #endif
    522   1.1       uwe 
    523   1.1       uwe 	if (status & INTERRUPT_STATUS) {
    524   1.1       uwe #ifdef AUDIO_DEBUG
    525   1.2       uwe 		int reason;
    526   1.1       uwe 
    527   1.1       uwe 		reason = ad_read(&sc->sc_ad1848, CS_IRQ_STATUS);
    528  1.28  christos 	        snprintb(bits, sizeof(bits), CS_I24_BITS, reason);
    529  1.25    cegger 		DPRINTF(("%s: i24: %s\n", device_xname(&sc->sc_ad1848.sc_dev),
    530  1.28  christos 		    bits));
    531   1.1       uwe #endif
    532   1.1       uwe 		/* clear interrupt from ad1848 */
    533   1.1       uwe 		ADWRITE(&sc->sc_ad1848, AD1848_STATUS, 0);
    534   1.1       uwe 	}
    535   1.1       uwe 
    536   1.1       uwe 	ret = 0;
    537   1.1       uwe 
    538  1.24        ad 	if (cs4231_ebus_dma_intr(&sc->sc_capture, ebsc->sc_bt,
    539  1.24        ad 	    ebsc->sc_cdmareg, ebsc->sc_rint) != 0)
    540   1.3       uwe 	{
    541   1.2       uwe 		++sc->sc_intrcnt.ev_count;
    542   1.2       uwe 		ret = 1;
    543   1.1       uwe 	}
    544   1.1       uwe 
    545  1.24        ad 	if (cs4231_ebus_dma_intr(&sc->sc_playback, ebsc->sc_bt,
    546  1.24        ad 	    ebsc->sc_pdmareg, ebsc->sc_pint) != 0)
    547   1.3       uwe 	{
    548   1.2       uwe 		++sc->sc_intrcnt.ev_count;
    549   1.2       uwe 		ret = 1;
    550   1.1       uwe 	}
    551   1.1       uwe 
    552  1.26        ad 
    553  1.17      kent 	return ret;
    554   1.1       uwe }
    555  1.24        ad 
    556  1.26        ad static int
    557  1.24        ad cs4231_ebus_pint(void *cookie)
    558  1.24        ad {
    559  1.24        ad 	struct cs4231_softc *sc = cookie;
    560  1.24        ad 	struct cs_transfer *t = &sc->sc_playback;
    561  1.24        ad 
    562  1.26        ad 	KERNEL_LOCK(1, NULL);
    563  1.24        ad 	if (t->t_intr != NULL)
    564  1.24        ad 		(*t->t_intr)(t->t_arg);
    565  1.26        ad 	KERNEL_UNLOCK_ONE(NULL);
    566  1.26        ad 	return 0;
    567  1.24        ad }
    568  1.24        ad 
    569  1.26        ad static int
    570  1.24        ad cs4231_ebus_rint(void *cookie)
    571  1.24        ad {
    572  1.24        ad 	struct cs4231_softc *sc = cookie;
    573  1.24        ad 	struct cs_transfer *t = &sc->sc_capture;
    574  1.24        ad 
    575  1.26        ad 	KERNEL_LOCK(1, NULL);
    576  1.24        ad 	if (t->t_intr != NULL)
    577  1.24        ad 		(*t->t_intr)(t->t_arg);
    578  1.26        ad 	KERNEL_UNLOCK_ONE(NULL);
    579  1.26        ad 	return 0;
    580  1.24        ad }
    581