Home | History | Annotate | Line # | Download | only in eisa
mlx_eisa.c revision 1.24.6.1
      1  1.24.6.1     skrll /*	$NetBSD: mlx_eisa.c,v 1.24.6.1 2016/10/05 20:55:40 skrll Exp $	*/
      2       1.1        ad 
      3       1.1        ad /*-
      4       1.1        ad  * Copyright (c) 2001 The NetBSD Foundation, Inc.
      5       1.1        ad  * All rights reserved.
      6       1.1        ad  *
      7       1.1        ad  * This code is derived from software contributed to The NetBSD Foundation
      8       1.1        ad  * by Andrew Doran.
      9       1.1        ad  *
     10       1.1        ad  * Redistribution and use in source and binary forms, with or without
     11       1.1        ad  * modification, are permitted provided that the following conditions
     12       1.1        ad  * are met:
     13       1.1        ad  * 1. Redistributions of source code must retain the above copyright
     14       1.1        ad  *    notice, this list of conditions and the following disclaimer.
     15       1.1        ad  * 2. Redistributions in binary form must reproduce the above copyright
     16       1.1        ad  *    notice, this list of conditions and the following disclaimer in the
     17       1.1        ad  *    documentation and/or other materials provided with the distribution.
     18       1.1        ad  *
     19       1.1        ad  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     20       1.1        ad  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     21       1.1        ad  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     22       1.1        ad  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     23       1.1        ad  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     24       1.1        ad  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     25       1.1        ad  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     26       1.1        ad  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     27       1.1        ad  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     28       1.1        ad  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     29       1.1        ad  * POSSIBILITY OF SUCH DAMAGE.
     30       1.1        ad  */
     31       1.1        ad 
     32       1.1        ad /*
     33       1.1        ad  * EISA front-end for mlx(4) driver.
     34       1.1        ad  */
     35       1.4     lukem 
     36       1.4     lukem #include <sys/cdefs.h>
     37  1.24.6.1     skrll __KERNEL_RCSID(0, "$NetBSD: mlx_eisa.c,v 1.24.6.1 2016/10/05 20:55:40 skrll Exp $");
     38       1.1        ad 
     39       1.1        ad #include <sys/param.h>
     40       1.1        ad #include <sys/systm.h>
     41       1.1        ad #include <sys/device.h>
     42  1.24.6.1     skrll #include <sys/module.h>
     43      1.19        ad #include <sys/bus.h>
     44      1.19        ad #include <sys/intr.h>
     45       1.1        ad 
     46       1.1        ad #include <dev/eisa/eisavar.h>
     47       1.1        ad #include <dev/eisa/eisadevs.h>
     48       1.1        ad 
     49       1.1        ad #include <dev/ic/mlxreg.h>
     50       1.1        ad #include <dev/ic/mlxio.h>
     51       1.1        ad #include <dev/ic/mlxvar.h>
     52       1.1        ad 
     53  1.24.6.1     skrll #include "ioconf.h"
     54  1.24.6.1     skrll 
     55      1.12        ad #define	MLX_EISA_SLOT_OFFSET		0x0c80
     56      1.12        ad #define	MLX_EISA_IOSIZE			(0x0ce0 - MLX_EISA_SLOT_OFFSET)
     57      1.12        ad #define	MLX_EISA_CFG01			(0x0cc0 - MLX_EISA_SLOT_OFFSET)
     58      1.12        ad #define	MLX_EISA_CFG02			(0x0cc1 - MLX_EISA_SLOT_OFFSET)
     59      1.12        ad #define	MLX_EISA_CFG03			(0x0cc3 - MLX_EISA_SLOT_OFFSET)
     60      1.12        ad #define	MLX_EISA_CFG04			(0x0c8d - MLX_EISA_SLOT_OFFSET)
     61      1.12        ad #define	MLX_EISA_CFG05			(0x0c90 - MLX_EISA_SLOT_OFFSET)
     62      1.12        ad #define	MLX_EISA_CFG06			(0x0c91 - MLX_EISA_SLOT_OFFSET)
     63      1.12        ad #define	MLX_EISA_CFG07			(0x0c92 - MLX_EISA_SLOT_OFFSET)
     64      1.12        ad #define	MLX_EISA_CFG08			(0x0c93 - MLX_EISA_SLOT_OFFSET)
     65      1.12        ad #define	MLX_EISA_CFG09			(0x0c94 - MLX_EISA_SLOT_OFFSET)
     66      1.12        ad #define	MLX_EISA_CFG10			(0x0c95 - MLX_EISA_SLOT_OFFSET)
     67       1.1        ad 
     68      1.22    cegger static void	mlx_eisa_attach(device_t, device_t, void *);
     69      1.22    cegger static int	mlx_eisa_match(device_t, cfdata_t, void *);
     70  1.24.6.1     skrll static int	mlx_eisa_rescan(device_t, const char *, const int *);
     71       1.1        ad 
     72       1.1        ad static int	mlx_v1_submit(struct mlx_softc *, struct mlx_ccb *);
     73       1.1        ad static int	mlx_v1_findcomplete(struct mlx_softc *, u_int *, u_int *);
     74       1.1        ad static void	mlx_v1_intaction(struct mlx_softc *, int);
     75       1.1        ad static int	mlx_v1_fw_handshake(struct mlx_softc *, int *, int *, int *);
     76       1.1        ad #ifdef MLX_RESET
     77       1.1        ad static int	mlx_v1_reset(struct mlx_softc *);
     78       1.1        ad #endif
     79       1.1        ad 
     80  1.24.6.1     skrll CFATTACH_DECL3_NEW(mlx_eisa, sizeof(struct mlx_softc),
     81  1.24.6.1     skrll     mlx_eisa_match, mlx_eisa_attach, NULL, NULL, mlx_eisa_rescan, NULL, 0);
     82       1.1        ad 
     83      1.16  christos static struct mlx_eisa_prod {
     84       1.7        ad 	const char	*mp_idstr;
     85       1.7        ad 	int		mp_nchan;
     86      1.16  christos } const mlx_eisa_prod[] = {
     87       1.7        ad 	{ "MLX0070", 1 },
     88       1.7        ad 	{ "MLX0071", 3 },
     89       1.7        ad 	{ "MLX0072", 3 },
     90       1.7        ad 	{ "MLX0073", 2 },
     91       1.7        ad 	{ "MLX0074", 1 },
     92       1.7        ad 	{ "MLX0075", 3 },
     93       1.7        ad 	{ "MLX0076", 2 },
     94       1.7        ad 	{ "MLX0077", 1 },
     95       1.1        ad };
     96       1.1        ad 
     97       1.1        ad static int
     98      1.22    cegger mlx_eisa_match(device_t parent, cfdata_t match,
     99      1.17  christos     void *aux)
    100       1.1        ad {
    101       1.1        ad 	struct eisa_attach_args *ea;
    102       1.1        ad 	int i;
    103       1.1        ad 
    104       1.1        ad 	ea = aux;
    105       1.1        ad 
    106       1.1        ad 	for (i = 0; i < sizeof(mlx_eisa_prod) / sizeof(mlx_eisa_prod[0]); i++)
    107       1.7        ad 		if (strcmp(ea->ea_idstring, mlx_eisa_prod[i].mp_idstr) == 0)
    108       1.1        ad 			return (1);
    109       1.1        ad 
    110       1.1        ad 	return (0);
    111       1.1        ad }
    112       1.1        ad 
    113       1.1        ad static void
    114      1.22    cegger mlx_eisa_attach(device_t parent, device_t self, void *aux)
    115       1.1        ad {
    116       1.1        ad 	struct eisa_attach_args *ea;
    117       1.1        ad 	bus_space_handle_t ioh;
    118       1.1        ad 	eisa_chipset_tag_t ec;
    119       1.1        ad 	eisa_intr_handle_t ih;
    120       1.1        ad 	struct mlx_softc *mlx;
    121       1.1        ad 	bus_space_tag_t iot;
    122       1.1        ad 	const char *intrstr;
    123      1.12        ad 	int irq, i, icfg;
    124      1.24  christos 	char intrbuf[EISA_INTRSTR_LEN];
    125      1.12        ad 
    126       1.1        ad 	ea = aux;
    127      1.15   thorpej 	mlx = device_private(self);
    128       1.1        ad 	iot = ea->ea_iot;
    129       1.1        ad 	ec = ea->ea_ec;
    130      1.12        ad 
    131       1.1        ad 	if (bus_space_map(iot, EISA_SLOT_ADDR(ea->ea_slot) +
    132       1.1        ad 	    MLX_EISA_SLOT_OFFSET, MLX_EISA_IOSIZE, 0, &ioh)) {
    133  1.24.6.1     skrll 		aprint_error(": can't map i/o space\n");
    134       1.1        ad 		return;
    135       1.1        ad 	}
    136       1.1        ad 
    137      1.23       chs 	mlx->mlx_dv = self;
    138       1.1        ad 	mlx->mlx_iot = iot;
    139       1.1        ad 	mlx->mlx_ioh = ioh;
    140       1.1        ad 	mlx->mlx_dmat = ea->ea_dmat;
    141       1.1        ad 
    142      1.13     perry 	/*
    143       1.1        ad 	 * Map and establish the interrupt.
    144       1.1        ad 	 */
    145      1.12        ad 	icfg = bus_space_read_1(iot, ioh, MLX_EISA_CFG03);
    146      1.12        ad 
    147      1.12        ad 	switch (icfg & 0xf0) {
    148       1.1        ad 	case 0xa0:
    149       1.1        ad 		irq = 11;
    150       1.1        ad 		break;
    151       1.1        ad 	case 0xc0:
    152       1.1        ad 		irq = 12;
    153       1.1        ad 		break;
    154       1.1        ad 	case 0xe0:
    155       1.1        ad 		irq = 14;
    156       1.1        ad 		break;
    157       1.1        ad 	case 0x80:
    158       1.1        ad 		irq = 15;
    159       1.1        ad 		break;
    160       1.1        ad 	default:
    161  1.24.6.1     skrll 		aprint_error(": controller on invalid IRQ\n");
    162       1.1        ad 		return;
    163       1.1        ad 	}
    164       1.1        ad 
    165       1.1        ad 	if (eisa_intr_map(ec, irq, &ih)) {
    166  1.24.6.1     skrll 		aprint_error(": can't map interrupt (%d)\n", irq);
    167       1.1        ad 		return;
    168       1.1        ad 	}
    169       1.1        ad 
    170      1.24  christos 	intrstr = eisa_intr_string(ec, ih, intrbuf, sizeof(intrbuf));
    171      1.12        ad 	mlx->mlx_ih = eisa_intr_establish(ec, ih,
    172      1.12        ad 	    ((icfg & 0x08) != 0 ? IST_LEVEL : IST_EDGE),
    173      1.12        ad 	    IPL_BIO, mlx_intr, mlx);
    174       1.1        ad 	if (mlx->mlx_ih == NULL) {
    175  1.24.6.1     skrll 		aprint_error(": can't establish interrupt");
    176       1.1        ad 		if (intrstr != NULL)
    177  1.24.6.1     skrll 			aprint_normal(" at %s", intrstr);
    178  1.24.6.1     skrll 		aprint_normal("\n");
    179       1.1        ad 		return;
    180       1.1        ad 	}
    181       1.1        ad 
    182       1.7        ad 	for (i = 0; i < sizeof(mlx_eisa_prod) / sizeof(mlx_eisa_prod[0]); i++)
    183       1.7        ad 		if (strcmp(ea->ea_idstring, mlx_eisa_prod[i].mp_idstr) == 0) {
    184       1.7        ad 			mlx->mlx_ci.ci_nchan = mlx_eisa_prod[i].mp_nchan;
    185       1.7        ad 			break;
    186       1.7        ad 		}
    187       1.7        ad 	mlx->mlx_ci.ci_iftype = 1;
    188       1.1        ad 
    189       1.1        ad 	mlx->mlx_submit = mlx_v1_submit;
    190       1.1        ad 	mlx->mlx_findcomplete = mlx_v1_findcomplete;
    191       1.1        ad 	mlx->mlx_intaction = mlx_v1_intaction;
    192       1.1        ad 	mlx->mlx_fw_handshake = mlx_v1_fw_handshake;
    193       1.1        ad #ifdef MLX_RESET
    194       1.1        ad 	mlx->mlx_reset = mlx_v1_reset;
    195       1.1        ad #endif
    196       1.1        ad 
    197  1.24.6.1     skrll 	aprint_normal(": Mylex RAID\n");
    198       1.1        ad 	mlx_init(mlx, intrstr);
    199       1.1        ad }
    200       1.1        ad 
    201  1.24.6.1     skrll static int
    202  1.24.6.1     skrll mlx_eisa_rescan(device_t self, const char *attr, const int *flag)
    203  1.24.6.1     skrll {
    204  1.24.6.1     skrll 
    205  1.24.6.1     skrll 	return mlx_configure(device_private(self), 1);
    206  1.24.6.1     skrll }
    207  1.24.6.1     skrll 
    208       1.1        ad /*
    209       1.1        ad  * ================= V1 interface linkage =================
    210       1.1        ad  */
    211       1.1        ad 
    212       1.1        ad /*
    213       1.1        ad  * Try to give (mc) to the controller.  Returns 1 if successful, 0 on
    214       1.1        ad  * failure (the controller is not ready to take a command).
    215       1.1        ad  *
    216       1.1        ad  * Must be called at splbio or in a fashion that prevents reentry.
    217       1.1        ad  */
    218       1.1        ad static int
    219       1.1        ad mlx_v1_submit(struct mlx_softc *mlx, struct mlx_ccb *mc)
    220       1.1        ad {
    221       1.1        ad 
    222       1.1        ad 	/* Ready for our command? */
    223       1.1        ad 	if ((mlx_inb(mlx, MLX_V1REG_IDB) & MLX_V1_IDB_FULL) == 0) {
    224       1.1        ad 		/* Copy mailbox data to window. */
    225       1.1        ad 		bus_space_write_region_1(mlx->mlx_iot, mlx->mlx_ioh,
    226       1.8        ad 		    MLX_V1REG_MAILBOX, mc->mc_mbox, 13);
    227       1.1        ad 		bus_space_barrier(mlx->mlx_iot, mlx->mlx_ioh,
    228       1.8        ad 		    MLX_V1REG_MAILBOX, 13,
    229       1.1        ad 		    BUS_SPACE_BARRIER_WRITE);
    230       1.1        ad 
    231       1.1        ad 		/* Post command. */
    232       1.7        ad 		mlx_outb(mlx, MLX_V1REG_IDB, MLX_V1_IDB_FULL);
    233       1.1        ad 		return (1);
    234       1.1        ad 	}
    235       1.1        ad 
    236       1.1        ad 	return (0);
    237       1.1        ad }
    238       1.1        ad 
    239       1.1        ad /*
    240       1.1        ad  * See if a command has been completed, if so acknowledge its completion and
    241       1.1        ad  * recover the slot number and status code.
    242       1.1        ad  *
    243       1.1        ad  * Must be called at splbio or in a fashion that prevents reentry.
    244       1.1        ad  */
    245       1.1        ad static int
    246       1.1        ad mlx_v1_findcomplete(struct mlx_softc *mlx, u_int *slot, u_int *status)
    247       1.1        ad {
    248       1.1        ad 
    249       1.1        ad 	/* Status available? */
    250       1.7        ad 	if ((mlx_inb(mlx, MLX_V1REG_ODB) & MLX_V1_ODB_SAVAIL) != 0) {
    251       1.1        ad 		*slot = mlx_inb(mlx, MLX_V1REG_MAILBOX + 0x0d);
    252       1.1        ad 		*status = mlx_inw(mlx, MLX_V1REG_MAILBOX + 0x0e);
    253       1.1        ad 
    254       1.1        ad 		/* Acknowledge completion. */
    255       1.1        ad 		mlx_outb(mlx, MLX_V1REG_ODB, MLX_V1_ODB_SAVAIL);
    256       1.1        ad 		mlx_outb(mlx, MLX_V1REG_IDB, MLX_V1_IDB_SACK);
    257       1.1        ad 		return (1);
    258       1.1        ad 	}
    259       1.1        ad 
    260       1.1        ad 	return (0);
    261       1.1        ad }
    262       1.1        ad 
    263       1.1        ad /*
    264       1.1        ad  * Enable/disable interrupts as requested. (No acknowledge required)
    265       1.1        ad  *
    266       1.1        ad  * Must be called at splbio or in a fashion that prevents reentry.
    267       1.1        ad  */
    268       1.1        ad static void
    269       1.1        ad mlx_v1_intaction(struct mlx_softc *mlx, int action)
    270       1.1        ad {
    271       1.1        ad 
    272       1.1        ad 	mlx_outb(mlx, MLX_V1REG_IE, action ? 1 : 0);
    273       1.1        ad }
    274       1.1        ad 
    275       1.1        ad /*
    276       1.1        ad  * Poll for firmware error codes during controller initialisation.
    277       1.1        ad  *
    278       1.1        ad  * Returns 0 if initialisation is complete, 1 if still in progress but no
    279       1.1        ad  * error has been fetched, 2 if an error has been retrieved.
    280       1.1        ad  */
    281      1.13     perry static int
    282       1.1        ad mlx_v1_fw_handshake(struct mlx_softc *mlx, int *error, int *param1, int *param2)
    283       1.1        ad {
    284       1.1        ad 	u_int8_t fwerror;
    285       1.1        ad 
    286       1.1        ad 	/*
    287       1.1        ad 	 * First time around, enable the IDB interrupt and clear any
    288       1.1        ad 	 * hardware completion status.
    289       1.1        ad 	 */
    290       1.1        ad 	if ((mlx->mlx_flags & MLXF_FW_INITTED) == 0) {
    291       1.1        ad 		mlx_outb(mlx, MLX_V1REG_ODB_EN, 1);
    292       1.6        ad 		DELAY(1000);
    293       1.6        ad 		mlx_outb(mlx, MLX_V1REG_ODB, 1);
    294       1.1        ad 		DELAY(1000);
    295       1.1        ad 		mlx_outb(mlx, MLX_V1REG_IDB, MLX_V1_IDB_SACK);
    296       1.1        ad 		DELAY(1000);
    297       1.1        ad 		mlx->mlx_flags |= MLXF_FW_INITTED;
    298       1.1        ad 	}
    299       1.1        ad 
    300       1.1        ad 	/* Init in progress? */
    301       1.1        ad 	if ((mlx_inb(mlx, MLX_V1REG_IDB) & MLX_V1_IDB_INIT_BUSY) == 0)
    302       1.1        ad 		return (0);
    303       1.1        ad 
    304       1.1        ad 	/* Test error value. */
    305       1.1        ad 	fwerror = mlx_inb(mlx, MLX_V1REG_ODB);
    306       1.1        ad 
    307       1.1        ad 	if ((fwerror & MLX_V1_FWERROR_PEND) == 0)
    308       1.1        ad 		return (1);
    309       1.1        ad 
    310       1.1        ad 	/* XXX Fetch status. */
    311       1.1        ad 	*error = fwerror & 0xf0;
    312       1.1        ad 	*param1 = -1;
    313       1.1        ad 	*param2 = -1;
    314       1.1        ad 
    315       1.1        ad 	/* Acknowledge. */
    316       1.1        ad 	mlx_outb(mlx, MLX_V1REG_ODB, fwerror);
    317       1.1        ad 
    318       1.1        ad 	return (2);
    319       1.1        ad }
    320       1.1        ad 
    321       1.1        ad #ifdef MLX_RESET
    322       1.1        ad /*
    323       1.1        ad  * Reset the controller.  Return non-zero on failure.
    324       1.1        ad  */
    325      1.13     perry static int
    326       1.1        ad mlx_v1_reset(struct mlx_softc *mlx)
    327       1.1        ad {
    328       1.1        ad 	int i;
    329       1.1        ad 
    330       1.1        ad 	mlx_outb(mlx, MLX_V1REG_IDB, MLX_V1_IDB_SACK);
    331       1.1        ad 	delay(1000000);
    332       1.1        ad 
    333       1.1        ad 	/* Wait up to 2 minutes for the bit to clear. */
    334       1.1        ad 	for (i = 120; i != 0; i--) {
    335       1.1        ad 		delay(1000000);
    336       1.1        ad 		if ((mlx_inb(mlx, MLX_V1REG_IDB) & MLX_V1_IDB_SACK) == 0)
    337       1.1        ad 			break;
    338       1.1        ad 	}
    339       1.1        ad 	if (i == 0)
    340       1.1        ad 		return (-1);
    341       1.1        ad 
    342       1.1        ad 	mlx_outb(mlx, MLX_V1REG_ODB, MLX_V1_ODB_RESET);
    343       1.1        ad 	mlx_outb(mlx, MLX_V1REG_IDB, MLX_V1_IDB_RESET);
    344       1.1        ad 
    345       1.1        ad 	/* Wait up to 5 seconds for the bit to clear... */
    346       1.1        ad 	for (i = 5; i != 0; i--) {
    347       1.1        ad 		delay(1000000);
    348       1.1        ad 		if ((mlx_inb(mlx, MLX_V1REG_IDB) & MLX_V1_IDB_RESET) == 0)
    349       1.1        ad 			break;
    350       1.1        ad 	}
    351       1.1        ad 	if (i == 0)
    352       1.1        ad 		return (-1);
    353       1.1        ad 
    354       1.1        ad 	/* Wait up to 3 seconds for the other bit to clear... */
    355       1.1        ad 	for (i = 5; i != 0; i--) {
    356       1.1        ad 		delay(1000000);
    357       1.1        ad 		if ((mlx_inb(mlx, MLX_V1REG_ODB) & MLX_V1_ODB_RESET) == 0)
    358       1.1        ad 			break;
    359       1.1        ad 	}
    360       1.1        ad 	if (i == 0)
    361       1.1        ad 		return (-1);
    362       1.1        ad 
    363       1.1        ad 	return (0);
    364       1.1        ad }
    365       1.1        ad #endif	/* MLX_RESET */
    366  1.24.6.1     skrll 
    367  1.24.6.1     skrll MODULE(MODULE_CLASS_DRIVER, mlx_eisa, "mlx");   /* No eisa module yet! */
    368  1.24.6.1     skrll 
    369  1.24.6.1     skrll #ifdef _MODULE
    370  1.24.6.1     skrll /*
    371  1.24.6.1     skrll  * XXX Don't allow ioconf.c to redefine the "struct cfdriver cac_cd"
    372  1.24.6.1     skrll  * XXX it will be defined in the common-code module
    373  1.24.6.1     skrll  */
    374  1.24.6.1     skrll #undef  CFDRIVER_DECL
    375  1.24.6.1     skrll #define CFDRIVER_DECL(name, class, attr)
    376  1.24.6.1     skrll #include "ioconf.c"
    377  1.24.6.1     skrll #endif
    378  1.24.6.1     skrll 
    379  1.24.6.1     skrll static int
    380  1.24.6.1     skrll mlx_eisa_modcmd(modcmd_t cmd, void *opaque)
    381  1.24.6.1     skrll {
    382  1.24.6.1     skrll 	int error = 0;
    383  1.24.6.1     skrll 
    384  1.24.6.1     skrll #ifdef _MODULE
    385  1.24.6.1     skrll 	switch (cmd) {
    386  1.24.6.1     skrll 	case MODULE_CMD_INIT:
    387  1.24.6.1     skrll 		/*
    388  1.24.6.1     skrll 		 * We skip over the first entry in cfdriver[] array
    389  1.24.6.1     skrll 		 * since the cfdriver is attached by the common
    390  1.24.6.1     skrll 		 * (non-attachment-specific) code.
    391  1.24.6.1     skrll 		 */
    392  1.24.6.1     skrll 		error = config_init_component(&cfdriver_ioconf_mlx_eisa[1],
    393  1.24.6.1     skrll 		    cfattach_ioconf_mlx_eisa, cfdata_ioconf_mlx_eisa);
    394  1.24.6.1     skrll 		break;
    395  1.24.6.1     skrll 	case MODULE_CMD_FINI:
    396  1.24.6.1     skrll 		error = config_fini_component(&cfdriver_ioconf_mlx_eisa[1],
    397  1.24.6.1     skrll 		    cfattach_ioconf_mlx_eisa, cfdata_ioconf_mlx_eisa);
    398  1.24.6.1     skrll 		break;
    399  1.24.6.1     skrll 	default:
    400  1.24.6.1     skrll 		error = ENOTTY;
    401  1.24.6.1     skrll 		break;
    402  1.24.6.1     skrll 	}
    403  1.24.6.1     skrll #endif
    404  1.24.6.1     skrll 
    405  1.24.6.1     skrll 	return error;
    406  1.24.6.1     skrll }
    407