Home | History | Annotate | Line # | Download | only in ic
ad1848.c revision 1.17.2.4
      1  1.17.2.4     skrll /*	$NetBSD: ad1848.c,v 1.17.2.4 2005/01/17 19:30:39 skrll Exp $	*/
      2       1.1        pk 
      3       1.5   mycroft /*-
      4       1.5   mycroft  * Copyright (c) 1999 The NetBSD Foundation, Inc.
      5       1.5   mycroft  * All rights reserved.
      6       1.5   mycroft  *
      7       1.5   mycroft  * This code is derived from software contributed to The NetBSD Foundation
      8       1.5   mycroft  * by Ken Hornstein and John Kohl.
      9       1.5   mycroft  *
     10       1.5   mycroft  * Redistribution and use in source and binary forms, with or without
     11       1.5   mycroft  * modification, are permitted provided that the following conditions
     12       1.5   mycroft  * are met:
     13       1.5   mycroft  * 1. Redistributions of source code must retain the above copyright
     14       1.5   mycroft  *    notice, this list of conditions and the following disclaimer.
     15       1.5   mycroft  * 2. Redistributions in binary form must reproduce the above copyright
     16       1.5   mycroft  *    notice, this list of conditions and the following disclaimer in the
     17       1.5   mycroft  *    documentation and/or other materials provided with the distribution.
     18       1.5   mycroft  * 3. All advertising materials mentioning features or use of this software
     19       1.5   mycroft  *    must display the following acknowledgement:
     20       1.7     itohy  *	This product includes software developed by the NetBSD
     21       1.7     itohy  *	Foundation, Inc. and its contributors.
     22       1.7     itohy  * 4. Neither the name of The NetBSD Foundation nor the names of its
     23       1.7     itohy  *    contributors may be used to endorse or promote products derived
     24       1.5   mycroft  *    from this software without specific prior written permission.
     25       1.5   mycroft  *
     26       1.5   mycroft  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     27       1.5   mycroft  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     28       1.5   mycroft  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     29       1.5   mycroft  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     30       1.5   mycroft  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     31       1.5   mycroft  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     32       1.5   mycroft  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     33       1.5   mycroft  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     34       1.5   mycroft  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     35       1.5   mycroft  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     36       1.5   mycroft  * POSSIBILITY OF SUCH DAMAGE.
     37       1.5   mycroft  */
     38       1.1        pk /*
     39       1.1        pk  * Copyright (c) 1994 John Brezak
     40       1.1        pk  * Copyright (c) 1991-1993 Regents of the University of California.
     41       1.1        pk  * All rights reserved.
     42       1.1        pk  *
     43       1.1        pk  * Redistribution and use in source and binary forms, with or without
     44       1.1        pk  * modification, are permitted provided that the following conditions
     45       1.1        pk  * are met:
     46       1.1        pk  * 1. Redistributions of source code must retain the above copyright
     47       1.1        pk  *    notice, this list of conditions and the following disclaimer.
     48       1.1        pk  * 2. Redistributions in binary form must reproduce the above copyright
     49       1.1        pk  *    notice, this list of conditions and the following disclaimer in the
     50       1.1        pk  *    documentation and/or other materials provided with the distribution.
     51       1.1        pk  * 3. All advertising materials mentioning features or use of this software
     52       1.1        pk  *    must display the following acknowledgement:
     53       1.1        pk  *	This product includes software developed by the Computer Systems
     54       1.1        pk  *	Engineering Group at Lawrence Berkeley Laboratory.
     55       1.1        pk  * 4. Neither the name of the University nor of the Laboratory may be used
     56       1.1        pk  *    to endorse or promote products derived from this software without
     57       1.1        pk  *    specific prior written permission.
     58       1.1        pk  *
     59       1.1        pk  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
     60       1.1        pk  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     61       1.1        pk  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     62       1.1        pk  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
     63       1.1        pk  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     64       1.1        pk  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     65       1.1        pk  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     66       1.1        pk  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     67       1.1        pk  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     68       1.1        pk  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     69       1.1        pk  * SUCH DAMAGE.
     70       1.1        pk  *
     71       1.1        pk  */
     72       1.1        pk 
     73       1.1        pk /*
     74       1.1        pk  * Copyright by Hannu Savolainen 1994
     75       1.1        pk  *
     76       1.1        pk  * Redistribution and use in source and binary forms, with or without
     77       1.1        pk  * modification, are permitted provided that the following conditions are
     78       1.1        pk  * met: 1. Redistributions of source code must retain the above copyright
     79       1.1        pk  * notice, this list of conditions and the following disclaimer. 2.
     80       1.1        pk  * Redistributions in binary form must reproduce the above copyright notice,
     81       1.1        pk  * this list of conditions and the following disclaimer in the documentation
     82       1.1        pk  * and/or other materials provided with the distribution.
     83       1.1        pk  *
     84       1.1        pk  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND ANY
     85       1.1        pk  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
     86       1.1        pk  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
     87       1.1        pk  * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR
     88       1.1        pk  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     89       1.1        pk  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
     90       1.1        pk  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
     91       1.1        pk  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     92       1.1        pk  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     93       1.1        pk  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     94       1.1        pk  * SUCH DAMAGE.
     95       1.1        pk  *
     96       1.1        pk  */
     97       1.1        pk /*
     98       1.1        pk  * Portions of this code are from the VOXware support for the ad1848
     99       1.1        pk  * by Hannu Savolainen <hannu (at) voxware.pp.fi>
    100       1.1        pk  *
    101       1.1        pk  * Portions also supplied from the SoundBlaster driver for NetBSD.
    102       1.1        pk  */
    103      1.12     lukem 
    104      1.12     lukem #include <sys/cdefs.h>
    105  1.17.2.4     skrll __KERNEL_RCSID(0, "$NetBSD: ad1848.c,v 1.17.2.4 2005/01/17 19:30:39 skrll Exp $");
    106       1.1        pk 
    107       1.1        pk #include <sys/param.h>
    108       1.1        pk #include <sys/systm.h>
    109       1.1        pk #include <sys/errno.h>
    110       1.1        pk #include <sys/ioctl.h>
    111       1.1        pk #include <sys/device.h>
    112       1.7     itohy #include <sys/fcntl.h>
    113       1.1        pk /*#include <sys/syslog.h>*/
    114       1.1        pk /*#include <sys/proc.h>*/
    115       1.1        pk 
    116       1.1        pk #include <machine/cpu.h>
    117       1.1        pk #include <machine/bus.h>
    118       1.1        pk 
    119       1.1        pk #include <sys/audioio.h>
    120       1.1        pk 
    121       1.1        pk #include <dev/audio_if.h>
    122       1.1        pk #include <dev/auconv.h>
    123       1.1        pk 
    124       1.1        pk #include <dev/ic/ad1848reg.h>
    125       1.1        pk #include <dev/ic/cs4231reg.h>
    126       1.6        rh #include <dev/ic/cs4237reg.h>
    127       1.1        pk #include <dev/ic/ad1848var.h>
    128       1.1        pk #if 0
    129       1.1        pk #include <dev/isa/cs4231var.h>
    130       1.1        pk #endif
    131       1.1        pk 
    132      1.11     itohy /*
    133      1.11     itohy  * AD1845 on some machines don't match the AD1845 doc
    134      1.11     itohy  * and defining AD1845_HACK to 1 works around the problems.
    135      1.11     itohy  * options AD1845_HACK=0  should work if you have ``correct'' one.
    136      1.11     itohy  */
    137      1.11     itohy #ifndef AD1845_HACK
    138      1.11     itohy #define AD1845_HACK	1	/* weird mixer, can't play slinear_be */
    139      1.11     itohy #endif
    140      1.11     itohy 
    141       1.1        pk #ifdef AUDIO_DEBUG
    142       1.1        pk #define DPRINTF(x)	if (ad1848debug) printf x
    143       1.2        pk int	ad1848debug = 0;
    144       1.1        pk #else
    145       1.1        pk #define DPRINTF(x)
    146       1.1        pk #endif
    147       1.1        pk 
    148       1.1        pk /*
    149       1.1        pk  * Initial values for the indirect registers of CS4248/AD1848.
    150       1.1        pk  */
    151      1.10  jdolecek static const int ad1848_init_values[] = {
    152       1.1        pk     GAIN_12|INPUT_MIC_GAIN_ENABLE,	/* Left Input Control */
    153       1.1        pk     GAIN_12|INPUT_MIC_GAIN_ENABLE,	/* Right Input Control */
    154       1.1        pk     ATTEN_12,				/* Left Aux #1 Input Control */
    155       1.1        pk     ATTEN_12,				/* Right Aux #1 Input Control */
    156       1.1        pk     ATTEN_12,				/* Left Aux #2 Input Control */
    157       1.1        pk     ATTEN_12,				/* Right Aux #2 Input Control */
    158       1.1        pk     /* bits 5-0 are attenuation select */
    159       1.1        pk     ATTEN_12,				/* Left DAC output Control */
    160       1.1        pk     ATTEN_12,				/* Right DAC output Control */
    161       1.1        pk     CLOCK_XTAL1|FMT_PCM8,		/* Clock and Data Format */
    162       1.1        pk     SINGLE_DMA|AUTO_CAL_ENABLE,		/* Interface Config */
    163       1.1        pk     INTERRUPT_ENABLE,			/* Pin control */
    164       1.1        pk     0x00,				/* Test and Init */
    165       1.1        pk     MODE2,				/* Misc control */
    166       1.1        pk     ATTEN_0<<2,				/* Digital Mix Control */
    167       1.1        pk     0,					/* Upper base Count */
    168       1.1        pk     0,					/* Lower base Count */
    169       1.1        pk 
    170       1.1        pk     /* These are for CS4231 &c. only (additional registers): */
    171       1.1        pk     0,					/* Alt feature 1 */
    172       1.1        pk     0,					/* Alt feature 2 */
    173       1.1        pk     ATTEN_12,				/* Left line in */
    174       1.1        pk     ATTEN_12,				/* Right line in */
    175       1.1        pk     0,					/* Timer low */
    176       1.1        pk     0,					/* Timer high */
    177       1.1        pk     0,					/* unused */
    178       1.1        pk     0,					/* unused */
    179       1.1        pk     0,					/* IRQ status */
    180       1.1        pk     0,					/* unused */
    181       1.1        pk 			/* Mono input (a.k.a speaker) (mic) Control */
    182       1.1        pk     MONO_INPUT_MUTE|ATTEN_6,		/* mute speaker by default */
    183       1.1        pk     0,					/* unused */
    184       1.1        pk     0,					/* record format */
    185       1.1        pk     0,					/* Crystal Clock Select */
    186       1.1        pk     0,					/* upper record count */
    187       1.1        pk     0					/* lower record count */
    188       1.1        pk };
    189       1.1        pk 
    190       1.1        pk 
    191       1.1        pk int
    192  1.17.2.1     skrll ad1848_to_vol(mixer_ctrl_t *cp, struct ad1848_volume *vol)
    193       1.1        pk {
    194  1.17.2.4     skrll 
    195       1.1        pk 	if (cp->un.value.num_channels == 1) {
    196       1.1        pk 		vol->left =
    197       1.1        pk 		vol->right = cp->un.value.level[AUDIO_MIXER_LEVEL_MONO];
    198  1.17.2.4     skrll 		return 1;
    199       1.1        pk 	}
    200       1.1        pk 	else if (cp->un.value.num_channels == 2) {
    201       1.1        pk 		vol->left  = cp->un.value.level[AUDIO_MIXER_LEVEL_LEFT];
    202       1.1        pk 		vol->right = cp->un.value.level[AUDIO_MIXER_LEVEL_RIGHT];
    203  1.17.2.4     skrll 		return 1;
    204       1.1        pk 	}
    205  1.17.2.4     skrll 	return 0;
    206       1.1        pk }
    207       1.1        pk 
    208       1.1        pk int
    209  1.17.2.1     skrll ad1848_from_vol(mixer_ctrl_t *cp, struct ad1848_volume *vol)
    210       1.1        pk {
    211  1.17.2.4     skrll 
    212       1.1        pk 	if (cp->un.value.num_channels == 1) {
    213       1.1        pk 		cp->un.value.level[AUDIO_MIXER_LEVEL_MONO] = vol->left;
    214  1.17.2.4     skrll 		return 1;
    215       1.1        pk 	}
    216       1.1        pk 	else if (cp->un.value.num_channels == 2) {
    217       1.1        pk 		cp->un.value.level[AUDIO_MIXER_LEVEL_LEFT] = vol->left;
    218       1.1        pk 		cp->un.value.level[AUDIO_MIXER_LEVEL_RIGHT] = vol->right;
    219  1.17.2.4     skrll 		return 1;
    220       1.1        pk 	}
    221  1.17.2.4     skrll 	return 0;
    222       1.1        pk }
    223       1.1        pk 
    224       1.1        pk 
    225       1.1        pk __inline int
    226  1.17.2.1     skrll ad_read(struct ad1848_softc *sc, int reg)
    227       1.1        pk {
    228       1.1        pk 	int x;
    229       1.1        pk 
    230       1.1        pk 	ADWRITE(sc, AD1848_IADDR, (reg & 0xff) | sc->MCE_bit);
    231       1.1        pk 	x = ADREAD(sc, AD1848_IDATA);
    232       1.1        pk 	/*  printf("(%02x<-%02x) ", reg|sc->MCE_bit, x); */
    233       1.1        pk 	return x;
    234       1.1        pk }
    235       1.1        pk 
    236       1.1        pk __inline void
    237  1.17.2.1     skrll ad_write(struct ad1848_softc *sc, int reg, int data)
    238       1.1        pk {
    239  1.17.2.4     skrll 
    240       1.1        pk 	ADWRITE(sc, AD1848_IADDR, (reg & 0xff) | sc->MCE_bit);
    241       1.1        pk 	ADWRITE(sc, AD1848_IDATA, data & 0xff);
    242       1.1        pk 	/* printf("(%02x->%02x) ", reg|sc->MCE_bit, data); */
    243       1.1        pk }
    244       1.1        pk 
    245       1.6        rh /*
    246       1.6        rh  * extended registers (mode 3) require an additional level of
    247       1.6        rh  * indirection through CS_XREG (I23).
    248       1.6        rh  */
    249       1.6        rh 
    250       1.6        rh __inline int
    251  1.17.2.1     skrll ad_xread(struct ad1848_softc *sc, int reg)
    252       1.6        rh {
    253       1.6        rh 	int x;
    254       1.6        rh 
    255       1.6        rh 	ADWRITE(sc, AD1848_IADDR, CS_XREG | sc->MCE_bit);
    256       1.6        rh 	ADWRITE(sc, AD1848_IDATA, (reg | ALT_F3_XRAE) & 0xff);
    257       1.6        rh 	x = ADREAD(sc, AD1848_IDATA);
    258       1.6        rh 
    259       1.6        rh 	return x;
    260       1.6        rh }
    261       1.6        rh 
    262       1.6        rh __inline void
    263  1.17.2.1     skrll ad_xwrite(struct ad1848_softc *sc, int reg, int val)
    264       1.6        rh {
    265  1.17.2.4     skrll 
    266       1.6        rh 	ADWRITE(sc, AD1848_IADDR, CS_XREG | sc->MCE_bit);
    267       1.6        rh 	ADWRITE(sc, AD1848_IDATA, (reg | ALT_F3_XRAE) & 0xff);
    268       1.6        rh 	ADWRITE(sc, AD1848_IDATA, val & 0xff);
    269       1.6        rh }
    270       1.6        rh 
    271       1.1        pk static void
    272  1.17.2.1     skrll ad_set_MCE(struct ad1848_softc *sc, int state)
    273       1.1        pk {
    274  1.17.2.4     skrll 
    275       1.1        pk 	if (state)
    276       1.1        pk 		sc->MCE_bit = MODE_CHANGE_ENABLE;
    277       1.1        pk 	else
    278       1.1        pk 		sc->MCE_bit = 0;
    279       1.1        pk 	ADWRITE(sc, AD1848_IADDR, sc->MCE_bit);
    280       1.1        pk }
    281       1.1        pk 
    282       1.1        pk static void
    283  1.17.2.1     skrll wait_for_calibration(struct ad1848_softc *sc)
    284       1.1        pk {
    285       1.1        pk 	int timeout;
    286       1.1        pk 
    287       1.1        pk 	DPRINTF(("ad1848: Auto calibration started.\n"));
    288       1.1        pk 	/*
    289       1.1        pk 	 * Wait until the auto calibration process has finished.
    290       1.1        pk 	 *
    291       1.1        pk 	 * 1) Wait until the chip becomes ready (reads don't return 0x80).
    292       1.1        pk 	 * 2) Wait until the ACI bit of I11 gets on and then off.
    293       1.1        pk 	 *    Because newer chips are fast we may never see the ACI
    294       1.1        pk 	 *    bit go on.  Just delay a little instead.
    295       1.1        pk 	 */
    296       1.1        pk 	timeout = 10000;
    297       1.1        pk 	while (timeout > 0 && ADREAD(sc, AD1848_IADDR) == SP_IN_INIT) {
    298       1.1        pk 		delay(10);
    299       1.1        pk 		timeout--;
    300       1.1        pk 	}
    301       1.1        pk 	if (timeout <= 0)
    302       1.1        pk 		DPRINTF(("ad1848: Auto calibration timed out(1).\n"));
    303       1.1        pk 
    304       1.1        pk 	/* Set register addr */
    305       1.1        pk 	ADWRITE(sc, AD1848_IADDR, SP_TEST_AND_INIT);
    306       1.1        pk 	/* Wait for address to appear when read back. */
    307       1.1        pk 	timeout = 100000;
    308       1.1        pk 	while (timeout > 0 &&
    309       1.1        pk 	       (ADREAD(sc, AD1848_IADDR)&SP_IADDR_MASK) != SP_TEST_AND_INIT) {
    310       1.1        pk 		delay(10);
    311       1.1        pk 		timeout--;
    312       1.1        pk 	}
    313       1.1        pk 	if (timeout <= 0)
    314       1.1        pk 		DPRINTF(("ad1848: Auto calibration timed out(1.5).\n"));
    315       1.1        pk 
    316       1.1        pk 	if (!(ad_read(sc, SP_TEST_AND_INIT) & AUTO_CAL_IN_PROG)) {
    317       1.1        pk 		if (sc->mode > 1) {
    318       1.1        pk 			/* A new chip, just delay a little. */
    319  1.17.2.4     skrll 			delay(100);	/* XXX what should it be? */
    320       1.1        pk 		} else {
    321       1.1        pk 			timeout = 10000;
    322       1.1        pk 			while (timeout > 0 &&
    323       1.1        pk 			       !(ad_read(sc, SP_TEST_AND_INIT) &
    324       1.1        pk 				 AUTO_CAL_IN_PROG)) {
    325       1.1        pk 				delay(10);
    326       1.1        pk 				timeout--;
    327       1.1        pk 			}
    328       1.1        pk 			if (timeout <= 0)
    329       1.1        pk 				DPRINTF(("ad1848: Auto calibration timed out(2).\n"));
    330       1.1        pk 		}
    331       1.1        pk 	}
    332       1.1        pk 
    333       1.1        pk 	timeout = 10000;
    334       1.1        pk 	while (timeout > 0 &&
    335       1.1        pk 	       ad_read(sc, SP_TEST_AND_INIT) & AUTO_CAL_IN_PROG) {
    336       1.1        pk 		delay(10);
    337       1.1        pk 		timeout--;
    338       1.1        pk 	}
    339       1.1        pk 	if (timeout <= 0)
    340       1.1        pk 		DPRINTF(("ad1848: Auto calibration timed out(3).\n"));
    341       1.1        pk }
    342       1.1        pk 
    343       1.1        pk #ifdef AUDIO_DEBUG
    344       1.1        pk void
    345  1.17.2.1     skrll ad1848_dump_regs(struct ad1848_softc *sc)
    346       1.1        pk {
    347       1.1        pk 	int i;
    348       1.1        pk 	u_char r;
    349       1.1        pk 
    350       1.1        pk 	printf("ad1848 status=%02x", ADREAD(sc, AD1848_STATUS));
    351       1.1        pk 	printf(" regs: ");
    352       1.1        pk 	for (i = 0; i < 16; i++) {
    353       1.1        pk 		r = ad_read(sc, i);
    354       1.1        pk 		printf("%02x ", r);
    355       1.1        pk 	}
    356       1.6        rh 	if (sc->mode >= 2) {
    357       1.1        pk 		for (i = 16; i < 32; i++) {
    358       1.1        pk 			r = ad_read(sc, i);
    359       1.1        pk 			printf("%02x ", r);
    360       1.1        pk 		}
    361       1.1        pk 	}
    362       1.1        pk 	printf("\n");
    363       1.1        pk }
    364  1.17.2.1     skrll #endif /* AUDIO_DEBUG */
    365       1.1        pk 
    366       1.1        pk 
    367       1.1        pk /*
    368       1.1        pk  * Attach hardware to driver, attach hardware driver to audio
    369       1.1        pk  * pseudo-device driver .
    370       1.1        pk  */
    371       1.1        pk void
    372  1.17.2.1     skrll ad1848_attach(struct ad1848_softc *sc)
    373       1.1        pk {
    374       1.1        pk 	static struct ad1848_volume vol_mid = {220, 220};
    375       1.1        pk 	static struct ad1848_volume vol_0   = {0, 0};
    376  1.17.2.4     skrll 	int i;
    377       1.1        pk 	int timeout;
    378       1.1        pk 
    379       1.1        pk 	/* Initialize the ad1848... */
    380       1.1        pk 	for (i = 0; i < 0x10; i++) {
    381       1.1        pk 		ad_write(sc, i, ad1848_init_values[i]);
    382       1.1        pk 		timeout = 100000;
    383       1.7     itohy 		while (timeout > 0 && ADREAD(sc, AD1848_IADDR) & SP_IN_INIT)
    384       1.1        pk 			timeout--;
    385       1.1        pk 	}
    386       1.1        pk 	/* ...and additional CS4231 stuff too */
    387       1.6        rh 	if (sc->mode >= 2) {
    388       1.1        pk 		ad_write(sc, SP_INTERFACE_CONFIG, 0); /* disable SINGLE_DMA */
    389       1.1        pk 		for (i = 0x10; i < 0x20; i++)
    390       1.1        pk 			if (ad1848_init_values[i] != 0) {
    391       1.1        pk 				ad_write(sc, i, ad1848_init_values[i]);
    392       1.1        pk 				timeout = 100000;
    393       1.1        pk 				while (timeout > 0 &&
    394       1.7     itohy 				       ADREAD(sc, AD1848_IADDR) & SP_IN_INIT)
    395       1.1        pk 					timeout--;
    396       1.1        pk 			}
    397       1.1        pk 	}
    398       1.1        pk 	ad1848_reset(sc);
    399       1.1        pk 
    400       1.1        pk 	/* Set default gains */
    401       1.1        pk 	ad1848_set_rec_gain(sc, &vol_mid);
    402       1.1        pk 	ad1848_set_channel_gain(sc, AD1848_DAC_CHANNEL, &vol_mid);
    403       1.1        pk 	ad1848_set_channel_gain(sc, AD1848_MONITOR_CHANNEL, &vol_0);
    404       1.1        pk 	ad1848_set_channel_gain(sc, AD1848_AUX1_CHANNEL, &vol_mid);	/* CD volume */
    405       1.7     itohy 	sc->mute[AD1848_MONITOR_CHANNEL] = MUTE_ALL;
    406      1.11     itohy 	if (sc->mode >= 2
    407      1.11     itohy #if AD1845_HACK
    408      1.11     itohy 	    && sc->is_ad1845 == 0
    409      1.11     itohy #endif
    410      1.11     itohy 		) {
    411       1.1        pk 		ad1848_set_channel_gain(sc, AD1848_AUX2_CHANNEL, &vol_mid); /* CD volume */
    412       1.1        pk 		ad1848_set_channel_gain(sc, AD1848_LINE_CHANNEL, &vol_mid);
    413       1.1        pk 		ad1848_set_channel_gain(sc, AD1848_MONO_CHANNEL, &vol_0);
    414       1.1        pk 		sc->mute[AD1848_MONO_CHANNEL] = MUTE_ALL;
    415       1.1        pk 	} else
    416       1.1        pk 		ad1848_set_channel_gain(sc, AD1848_AUX2_CHANNEL, &vol_0);
    417       1.1        pk 
    418       1.1        pk 	/* Set default port */
    419       1.1        pk 	ad1848_set_rec_port(sc, MIC_IN_PORT);
    420       1.1        pk 
    421       1.1        pk 	printf(": %s", sc->chip_name);
    422       1.1        pk }
    423       1.1        pk 
    424       1.1        pk /*
    425       1.1        pk  * Various routines to interface to higher level audio driver
    426       1.1        pk  */
    427  1.17.2.1     skrll static const struct ad1848_mixerinfo {
    428       1.1        pk 	int  left_reg;
    429       1.1        pk 	int  right_reg;
    430       1.1        pk 	int  atten_bits;
    431       1.1        pk 	int  atten_mask;
    432       1.1        pk } mixer_channel_info[] =
    433       1.1        pk {
    434       1.1        pk   { SP_LEFT_AUX2_CONTROL, SP_RIGHT_AUX2_CONTROL, AUX_INPUT_ATTEN_BITS,
    435       1.1        pk     AUX_INPUT_ATTEN_MASK },
    436       1.1        pk   { SP_LEFT_AUX1_CONTROL, SP_RIGHT_AUX1_CONTROL, AUX_INPUT_ATTEN_BITS,
    437       1.1        pk     AUX_INPUT_ATTEN_MASK },
    438       1.1        pk   { SP_LEFT_OUTPUT_CONTROL, SP_RIGHT_OUTPUT_CONTROL,
    439       1.1        pk     OUTPUT_ATTEN_BITS, OUTPUT_ATTEN_MASK },
    440       1.1        pk   { CS_LEFT_LINE_CONTROL, CS_RIGHT_LINE_CONTROL, LINE_INPUT_ATTEN_BITS,
    441       1.1        pk     LINE_INPUT_ATTEN_MASK },
    442       1.1        pk   { CS_MONO_IO_CONTROL, 0, MONO_INPUT_ATTEN_BITS, MONO_INPUT_ATTEN_MASK },
    443      1.15    martin   { CS_MONO_IO_CONTROL, 0, 0, 0 },
    444       1.1        pk   { SP_DIGITAL_MIX, 0, OUTPUT_ATTEN_BITS, MIX_ATTEN_MASK }
    445       1.1        pk };
    446       1.1        pk 
    447       1.1        pk /*
    448       1.1        pk  *  This function doesn't set the mute flags but does use them.
    449       1.1        pk  *  The mute flags reflect the mutes that have been applied by the user.
    450       1.1        pk  *  However, the driver occasionally wants to mute devices (e.g. when chaing
    451       1.1        pk  *  sampling rate). These operations should not affect the mute flags.
    452       1.1        pk  */
    453       1.1        pk 
    454       1.1        pk void
    455  1.17.2.1     skrll ad1848_mute_channel(struct ad1848_softc *sc, int device, int mute)
    456       1.1        pk {
    457       1.1        pk 	u_char reg;
    458       1.1        pk 
    459       1.1        pk 	reg = ad_read(sc, mixer_channel_info[device].left_reg);
    460       1.1        pk 
    461       1.1        pk 	if (mute & MUTE_LEFT) {
    462       1.7     itohy 		if (device == AD1848_MONITOR_CHANNEL) {
    463       1.7     itohy 			if (sc->open_mode & FREAD)
    464       1.7     itohy 				ad1848_mute_wave_output(sc, WAVE_UNMUTE1, 0);
    465       1.1        pk 			ad_write(sc, mixer_channel_info[device].left_reg,
    466       1.7     itohy 				 reg & ~DIGITAL_MIX1_ENABLE);
    467      1.15    martin 		} else if (device == AD1848_OUT_CHANNEL)
    468      1.15    martin 			ad_write(sc, mixer_channel_info[device].left_reg,
    469      1.15    martin 				 reg | MONO_OUTPUT_MUTE);
    470      1.15    martin 		else
    471       1.1        pk 			ad_write(sc, mixer_channel_info[device].left_reg,
    472       1.1        pk 				 reg | 0x80);
    473       1.1        pk 	} else if (!(sc->mute[device] & MUTE_LEFT)) {
    474       1.7     itohy 		if (device == AD1848_MONITOR_CHANNEL) {
    475       1.1        pk 			ad_write(sc, mixer_channel_info[device].left_reg,
    476       1.7     itohy 				 reg | DIGITAL_MIX1_ENABLE);
    477       1.7     itohy 			if (sc->open_mode & FREAD)
    478       1.7     itohy 				ad1848_mute_wave_output(sc, WAVE_UNMUTE1, 1);
    479      1.15    martin 		} else if (device == AD1848_OUT_CHANNEL)
    480      1.15    martin 			ad_write(sc, mixer_channel_info[device].left_reg,
    481      1.15    martin 				 reg & ~MONO_OUTPUT_MUTE);
    482      1.15    martin 		else
    483       1.1        pk 			ad_write(sc, mixer_channel_info[device].left_reg,
    484       1.1        pk 				 reg & ~0x80);
    485       1.1        pk 	}
    486       1.1        pk 
    487       1.1        pk 	if (!mixer_channel_info[device].right_reg)
    488       1.1        pk 		return;
    489       1.1        pk 
    490       1.1        pk 	reg = ad_read(sc, mixer_channel_info[device].right_reg);
    491       1.1        pk 
    492       1.1        pk 	if (mute & MUTE_RIGHT) {
    493       1.1        pk 		ad_write(sc, mixer_channel_info[device].right_reg, reg | 0x80);
    494       1.1        pk 	} else if (!(sc->mute[device] & MUTE_RIGHT)) {
    495       1.1        pk 		ad_write(sc, mixer_channel_info[device].right_reg, reg &~0x80);
    496       1.1        pk 	}
    497       1.1        pk }
    498       1.1        pk 
    499       1.1        pk int
    500  1.17.2.1     skrll ad1848_set_channel_gain(struct ad1848_softc *sc, int device,
    501  1.17.2.1     skrll     struct ad1848_volume *gp)
    502       1.1        pk {
    503  1.17.2.4     skrll 	const struct ad1848_mixerinfo *info;
    504       1.1        pk 	u_char reg;
    505       1.1        pk 	u_int atten;
    506       1.1        pk 
    507  1.17.2.4     skrll 	info = &mixer_channel_info[device];
    508       1.1        pk 	sc->gains[device] = *gp;
    509       1.1        pk 
    510       1.7     itohy 	atten = (AUDIO_MAX_GAIN - gp->left) * (info->atten_bits + 1) /
    511       1.7     itohy 		(AUDIO_MAX_GAIN + 1);
    512       1.1        pk 
    513       1.1        pk 	reg = ad_read(sc, info->left_reg) & (info->atten_mask);
    514       1.1        pk 	if (device == AD1848_MONITOR_CHANNEL)
    515       1.1        pk 		reg |= ((atten & info->atten_bits) << 2);
    516       1.1        pk 	else
    517       1.1        pk 		reg |= ((atten & info->atten_bits));
    518       1.1        pk 
    519       1.1        pk 	ad_write(sc, info->left_reg, reg);
    520       1.1        pk 
    521       1.1        pk 	if (!info->right_reg)
    522  1.17.2.4     skrll 		return 0;
    523       1.1        pk 
    524       1.7     itohy 	atten = (AUDIO_MAX_GAIN - gp->right) * (info->atten_bits + 1) /
    525       1.7     itohy 		(AUDIO_MAX_GAIN + 1);
    526       1.1        pk 	reg = ad_read(sc, info->right_reg);
    527       1.1        pk 	reg &= info->atten_mask;
    528       1.1        pk 	ad_write(sc, info->right_reg, (atten & info->atten_bits) | reg);
    529       1.1        pk 
    530  1.17.2.4     skrll 	return 0;
    531       1.1        pk }
    532       1.1        pk 
    533       1.1        pk int
    534  1.17.2.1     skrll ad1848_get_device_gain(struct ad1848_softc *sc, int device,
    535  1.17.2.1     skrll     struct ad1848_volume *gp)
    536       1.1        pk {
    537  1.17.2.4     skrll 
    538       1.1        pk 	*gp = sc->gains[device];
    539  1.17.2.4     skrll 	return 0;
    540       1.1        pk }
    541       1.1        pk 
    542       1.1        pk int
    543  1.17.2.1     skrll ad1848_get_rec_gain(struct ad1848_softc *sc, struct ad1848_volume *gp)
    544       1.1        pk {
    545  1.17.2.4     skrll 
    546       1.1        pk 	*gp = sc->rec_gain;
    547  1.17.2.4     skrll 	return 0;
    548       1.1        pk }
    549       1.1        pk 
    550       1.1        pk int
    551  1.17.2.1     skrll ad1848_set_rec_gain(struct ad1848_softc *sc, struct ad1848_volume *gp)
    552       1.1        pk {
    553       1.1        pk 	u_char reg, gain;
    554       1.1        pk 
    555       1.1        pk 	DPRINTF(("ad1848_set_rec_gain: %d:%d\n", gp->left, gp->right));
    556       1.1        pk 
    557       1.1        pk 	sc->rec_gain = *gp;
    558       1.1        pk 
    559       1.7     itohy 	gain = (gp->left * (GAIN_22_5 + 1)) / (AUDIO_MAX_GAIN + 1);
    560       1.1        pk 	reg = ad_read(sc, SP_LEFT_INPUT_CONTROL);
    561       1.1        pk 	reg &= INPUT_GAIN_MASK;
    562       1.1        pk 	ad_write(sc, SP_LEFT_INPUT_CONTROL, (gain & 0x0f) | reg);
    563       1.1        pk 
    564       1.7     itohy 	gain = (gp->right * (GAIN_22_5 + 1)) / (AUDIO_MAX_GAIN + 1);
    565       1.1        pk 	reg = ad_read(sc, SP_RIGHT_INPUT_CONTROL);
    566       1.1        pk 	reg &= INPUT_GAIN_MASK;
    567       1.1        pk 	ad_write(sc, SP_RIGHT_INPUT_CONTROL, (gain & 0x0f) | reg);
    568       1.1        pk 
    569  1.17.2.4     skrll 	return 0;
    570       1.1        pk }
    571       1.1        pk 
    572       1.1        pk void
    573  1.17.2.1     skrll ad1848_mute_wave_output(struct ad1848_softc *sc, int mute, int set)
    574       1.1        pk {
    575       1.7     itohy 	int m;
    576       1.7     itohy 
    577       1.7     itohy 	DPRINTF(("ad1848_mute_wave_output: %d, %d\n", mute, set));
    578       1.1        pk 
    579       1.7     itohy 	if (mute == WAVE_MUTE2_INIT) {
    580       1.7     itohy 		sc->wave_mute_status = 0;
    581       1.7     itohy 		mute = WAVE_MUTE2;
    582       1.1        pk 	}
    583       1.7     itohy 	if (set)
    584       1.7     itohy 		m = sc->wave_mute_status |= mute;
    585       1.7     itohy 	else
    586       1.7     itohy 		m = sc->wave_mute_status &= ~mute;
    587       1.1        pk 
    588       1.7     itohy 	if (m & WAVE_MUTE0 || ((m & WAVE_UNMUTE1) == 0 && m & WAVE_MUTE2))
    589       1.7     itohy 		ad1848_mute_channel(sc, AD1848_DAC_CHANNEL, MUTE_ALL);
    590       1.7     itohy 	else
    591       1.7     itohy 		ad1848_mute_channel(sc, AD1848_DAC_CHANNEL,
    592       1.7     itohy 					    sc->mute[AD1848_DAC_CHANNEL]);
    593       1.1        pk }
    594       1.1        pk 
    595       1.1        pk int
    596  1.17.2.1     skrll ad1848_set_mic_gain(struct ad1848_softc *sc, struct ad1848_volume *gp)
    597       1.1        pk {
    598       1.1        pk 	u_char reg;
    599       1.1        pk 
    600       1.1        pk 	DPRINTF(("cs4231_set_mic_gain: %d\n", gp->left));
    601       1.1        pk 
    602       1.1        pk 	if (gp->left > AUDIO_MAX_GAIN/2) {
    603       1.1        pk 		sc->mic_gain_on = 1;
    604       1.1        pk 		reg = ad_read(sc, SP_LEFT_INPUT_CONTROL);
    605       1.1        pk 		ad_write(sc, SP_LEFT_INPUT_CONTROL,
    606       1.1        pk 			 reg | INPUT_MIC_GAIN_ENABLE);
    607       1.1        pk 	} else {
    608       1.1        pk 		sc->mic_gain_on = 0;
    609       1.1        pk 		reg = ad_read(sc, SP_LEFT_INPUT_CONTROL);
    610       1.1        pk 		ad_write(sc, SP_LEFT_INPUT_CONTROL,
    611       1.1        pk 			 reg & ~INPUT_MIC_GAIN_ENABLE);
    612       1.1        pk 	}
    613       1.1        pk 
    614  1.17.2.4     skrll 	return 0;
    615       1.1        pk }
    616       1.1        pk 
    617       1.1        pk int
    618  1.17.2.1     skrll ad1848_get_mic_gain(struct ad1848_softc *sc, struct ad1848_volume *gp)
    619       1.1        pk {
    620       1.1        pk 	if (sc->mic_gain_on)
    621       1.1        pk 		gp->left = gp->right = AUDIO_MAX_GAIN;
    622       1.1        pk 	else
    623       1.1        pk 		gp->left = gp->right = AUDIO_MIN_GAIN;
    624  1.17.2.4     skrll 	return 0;
    625       1.1        pk }
    626       1.1        pk 
    627       1.1        pk static ad1848_devmap_t *
    628  1.17.2.1     skrll ad1848_mixer_find_dev(ad1848_devmap_t *map, int cnt, mixer_ctrl_t *cp)
    629       1.1        pk {
    630       1.1        pk 	int i;
    631       1.1        pk 
    632       1.1        pk 	for (i = 0; i < cnt; i++) {
    633       1.1        pk 		if (map[i].id == cp->dev) {
    634       1.1        pk 			return (&map[i]);
    635       1.1        pk 		}
    636       1.1        pk 	}
    637  1.17.2.4     skrll 	return 0;
    638       1.1        pk }
    639       1.1        pk 
    640       1.1        pk int
    641  1.17.2.1     skrll ad1848_mixer_get_port(struct ad1848_softc *ac, struct ad1848_devmap *map,
    642  1.17.2.1     skrll     int cnt, mixer_ctrl_t *cp)
    643       1.1        pk {
    644       1.1        pk 	ad1848_devmap_t *entry;
    645       1.1        pk 	struct ad1848_volume vol;
    646  1.17.2.4     skrll 	int error;
    647       1.1        pk 	int dev;
    648       1.1        pk 
    649  1.17.2.4     skrll 	error = EINVAL;
    650       1.1        pk 	if (!(entry = ad1848_mixer_find_dev(map, cnt, cp)))
    651  1.17.2.4     skrll 		return ENXIO;
    652       1.1        pk 
    653       1.1        pk 	dev = entry->dev;
    654       1.1        pk 
    655       1.1        pk 	switch (entry->kind) {
    656       1.1        pk 	case AD1848_KIND_LVL:
    657       1.1        pk 		if (cp->type != AUDIO_MIXER_VALUE)
    658       1.1        pk 			break;
    659       1.1        pk 
    660       1.1        pk 		if (dev < AD1848_AUX2_CHANNEL ||
    661       1.1        pk 		    dev > AD1848_MONITOR_CHANNEL)
    662       1.1        pk 			break;
    663       1.1        pk 
    664       1.1        pk 		if (cp->un.value.num_channels != 1 &&
    665       1.1        pk 		    mixer_channel_info[dev].right_reg == 0)
    666       1.1        pk 			break;
    667       1.1        pk 
    668       1.1        pk 		error = ad1848_get_device_gain(ac, dev, &vol);
    669       1.1        pk 		if (!error)
    670       1.1        pk 			ad1848_from_vol(cp, &vol);
    671       1.1        pk 
    672       1.1        pk 		break;
    673       1.1        pk 
    674       1.1        pk 	case AD1848_KIND_MUTE:
    675       1.1        pk 		if (cp->type != AUDIO_MIXER_ENUM) break;
    676       1.1        pk 
    677       1.1        pk 		cp->un.ord = ac->mute[dev] ? 1 : 0;
    678       1.1        pk 		error = 0;
    679       1.1        pk 		break;
    680       1.1        pk 
    681       1.1        pk 	case AD1848_KIND_RECORDGAIN:
    682       1.1        pk 		if (cp->type != AUDIO_MIXER_VALUE) break;
    683       1.1        pk 
    684       1.1        pk 		error = ad1848_get_rec_gain(ac, &vol);
    685       1.1        pk 		if (!error)
    686       1.1        pk 			ad1848_from_vol(cp, &vol);
    687       1.1        pk 
    688       1.1        pk 		break;
    689       1.1        pk 
    690       1.1        pk 	case AD1848_KIND_MICGAIN:
    691       1.1        pk 		if (cp->type != AUDIO_MIXER_VALUE) break;
    692       1.1        pk 
    693       1.1        pk 		error = ad1848_get_mic_gain(ac, &vol);
    694       1.1        pk 		if (!error)
    695       1.1        pk 			ad1848_from_vol(cp, &vol);
    696       1.1        pk 
    697       1.1        pk 		break;
    698       1.1        pk 
    699       1.1        pk 	case AD1848_KIND_RECORDSOURCE:
    700       1.1        pk 		if (cp->type != AUDIO_MIXER_ENUM) break;
    701       1.1        pk 		cp->un.ord = ad1848_get_rec_port(ac);
    702       1.1        pk 		error = 0;
    703       1.1        pk 		break;
    704       1.1        pk 
    705       1.1        pk 	default:
    706       1.1        pk 		printf ("Invalid kind\n");
    707       1.1        pk 		break;
    708       1.1        pk 	}
    709       1.1        pk 
    710  1.17.2.4     skrll 	return error;
    711       1.1        pk }
    712       1.1        pk 
    713       1.1        pk int
    714  1.17.2.1     skrll ad1848_mixer_set_port(struct ad1848_softc *ac, struct ad1848_devmap *map,
    715  1.17.2.1     skrll     int cnt, mixer_ctrl_t *cp)
    716       1.1        pk {
    717       1.1        pk 	ad1848_devmap_t *entry;
    718       1.1        pk 	struct ad1848_volume vol;
    719  1.17.2.4     skrll 	int error;
    720       1.1        pk 	int dev;
    721       1.1        pk 
    722  1.17.2.4     skrll 	error = EINVAL;
    723       1.1        pk 	if (!(entry = ad1848_mixer_find_dev(map, cnt, cp)))
    724  1.17.2.4     skrll 		return ENXIO;
    725       1.1        pk 
    726       1.1        pk 	dev = entry->dev;
    727       1.1        pk 
    728       1.1        pk 	switch (entry->kind) {
    729       1.1        pk 	case AD1848_KIND_LVL:
    730       1.1        pk 		if (cp->type != AUDIO_MIXER_VALUE)
    731       1.1        pk 			break;
    732       1.1        pk 
    733       1.1        pk 		if (dev < AD1848_AUX2_CHANNEL ||
    734       1.1        pk 		    dev > AD1848_MONITOR_CHANNEL)
    735       1.1        pk 			break;
    736       1.1        pk 
    737       1.1        pk 		if (cp->un.value.num_channels != 1 &&
    738       1.1        pk 		    mixer_channel_info[dev].right_reg == 0)
    739       1.1        pk 			break;
    740       1.1        pk 
    741       1.1        pk 		ad1848_to_vol(cp, &vol);
    742       1.1        pk 		error = ad1848_set_channel_gain(ac, dev, &vol);
    743       1.1        pk 		break;
    744       1.1        pk 
    745       1.1        pk 	case AD1848_KIND_MUTE:
    746       1.1        pk 		if (cp->type != AUDIO_MIXER_ENUM) break;
    747       1.1        pk 
    748       1.1        pk 		ac->mute[dev] = (cp->un.ord ? MUTE_ALL : 0);
    749       1.1        pk 		ad1848_mute_channel(ac, dev, ac->mute[dev]);
    750       1.1        pk 		error = 0;
    751       1.1        pk 		break;
    752       1.1        pk 
    753       1.1        pk 	case AD1848_KIND_RECORDGAIN:
    754       1.1        pk 		if (cp->type != AUDIO_MIXER_VALUE) break;
    755       1.1        pk 
    756       1.1        pk 		ad1848_to_vol(cp, &vol);
    757       1.1        pk 		error = ad1848_set_rec_gain(ac, &vol);
    758       1.1        pk 		break;
    759       1.1        pk 
    760       1.1        pk 	case AD1848_KIND_MICGAIN:
    761       1.1        pk 		if (cp->type != AUDIO_MIXER_VALUE) break;
    762       1.1        pk 
    763       1.1        pk 		ad1848_to_vol(cp, &vol);
    764       1.1        pk 		error = ad1848_set_mic_gain(ac, &vol);
    765       1.1        pk 		break;
    766       1.1        pk 
    767       1.1        pk 	case AD1848_KIND_RECORDSOURCE:
    768       1.1        pk 		if (cp->type != AUDIO_MIXER_ENUM) break;
    769       1.1        pk 
    770       1.1        pk 		error = ad1848_set_rec_port(ac,  cp->un.ord);
    771       1.1        pk 		break;
    772       1.1        pk 
    773       1.1        pk 	default:
    774       1.1        pk 		printf ("Invalid kind\n");
    775       1.1        pk 		break;
    776       1.1        pk 	}
    777       1.1        pk 
    778  1.17.2.4     skrll 	return error;
    779       1.1        pk }
    780       1.1        pk 
    781       1.1        pk int
    782  1.17.2.1     skrll ad1848_query_encoding(void *addr, struct audio_encoding *fp)
    783       1.1        pk {
    784  1.17.2.4     skrll 	struct ad1848_softc *sc;
    785       1.1        pk 
    786  1.17.2.4     skrll 	sc = addr;
    787       1.1        pk 	switch (fp->index) {
    788       1.1        pk 	case 0:
    789       1.1        pk 		strcpy(fp->name, AudioEmulaw);
    790       1.1        pk 		fp->encoding = AUDIO_ENCODING_ULAW;
    791       1.1        pk 		fp->precision = 8;
    792       1.1        pk 		fp->flags = 0;
    793       1.1        pk 		break;
    794       1.1        pk 	case 1:
    795       1.1        pk 		strcpy(fp->name, AudioEalaw);
    796       1.1        pk 		fp->encoding = AUDIO_ENCODING_ALAW;
    797       1.1        pk 		fp->precision = 8;
    798       1.1        pk 		fp->flags = 0;
    799       1.1        pk 		break;
    800       1.1        pk 	case 2:
    801       1.1        pk 		strcpy(fp->name, AudioEslinear_le);
    802       1.1        pk 		fp->encoding = AUDIO_ENCODING_SLINEAR_LE;
    803       1.1        pk 		fp->precision = 16;
    804       1.1        pk 		fp->flags = 0;
    805       1.1        pk 		break;
    806       1.1        pk 	case 3:
    807       1.1        pk 		strcpy(fp->name, AudioEulinear);
    808       1.1        pk 		fp->encoding = AUDIO_ENCODING_ULINEAR;
    809       1.1        pk 		fp->precision = 8;
    810       1.1        pk 		fp->flags = 0;
    811       1.1        pk 		break;
    812       1.1        pk 
    813       1.1        pk 	case 4: /* only on CS4231 */
    814       1.1        pk 		strcpy(fp->name, AudioEslinear_be);
    815       1.1        pk 		fp->encoding = AUDIO_ENCODING_SLINEAR_BE;
    816       1.1        pk 		fp->precision = 16;
    817      1.11     itohy 		fp->flags = sc->mode == 1
    818      1.11     itohy #if AD1845_HACK
    819      1.11     itohy 		    || sc->is_ad1845
    820      1.11     itohy #endif
    821      1.11     itohy 			? AUDIO_ENCODINGFLAG_EMULATED : 0;
    822       1.1        pk 		break;
    823       1.1        pk 
    824       1.1        pk 		/* emulate some modes */
    825       1.1        pk 	case 5:
    826       1.1        pk 		strcpy(fp->name, AudioEslinear);
    827       1.1        pk 		fp->encoding = AUDIO_ENCODING_SLINEAR;
    828       1.1        pk 		fp->precision = 8;
    829       1.1        pk 		fp->flags = AUDIO_ENCODINGFLAG_EMULATED;
    830       1.1        pk 		break;
    831       1.1        pk 	case 6:
    832       1.1        pk 		strcpy(fp->name, AudioEulinear_le);
    833       1.1        pk 		fp->encoding = AUDIO_ENCODING_ULINEAR_LE;
    834       1.1        pk 		fp->precision = 16;
    835       1.1        pk 		fp->flags = AUDIO_ENCODINGFLAG_EMULATED;
    836       1.1        pk 		break;
    837       1.1        pk 	case 7:
    838       1.1        pk 		strcpy(fp->name, AudioEulinear_be);
    839       1.1        pk 		fp->encoding = AUDIO_ENCODING_ULINEAR_BE;
    840       1.1        pk 		fp->precision = 16;
    841       1.1        pk 		fp->flags = AUDIO_ENCODINGFLAG_EMULATED;
    842       1.1        pk 		break;
    843       1.1        pk 
    844       1.1        pk 	case 8: /* only on CS4231 */
    845      1.11     itohy 		if (sc->mode == 1 || sc->is_ad1845)
    846       1.1        pk 			return EINVAL;
    847       1.1        pk 		strcpy(fp->name, AudioEadpcm);
    848       1.1        pk 		fp->encoding = AUDIO_ENCODING_ADPCM;
    849      1.13     itohy 		fp->precision = 4;
    850       1.1        pk 		fp->flags = 0;
    851       1.1        pk 		break;
    852       1.1        pk 	default:
    853       1.1        pk 		return EINVAL;
    854       1.1        pk 		/*NOTREACHED*/
    855       1.1        pk 	}
    856  1.17.2.4     skrll 	return 0;
    857       1.1        pk }
    858       1.1        pk 
    859       1.1        pk int
    860  1.17.2.4     skrll ad1848_set_params(void *addr, int setmode, int usemode, audio_params_t *p,
    861  1.17.2.4     skrll     audio_params_t *r, stream_filter_list_t *pfil, stream_filter_list_t *rfil)
    862       1.1        pk {
    863  1.17.2.4     skrll 	audio_params_t phw, rhw;
    864  1.17.2.4     skrll 	struct ad1848_softc *sc;
    865       1.1        pk 	int error, bits, enc;
    866  1.17.2.4     skrll 	stream_filter_factory_t *pswcode;
    867  1.17.2.4     skrll 	stream_filter_factory_t *rswcode;
    868       1.1        pk 
    869  1.17.2.4     skrll 	DPRINTF(("ad1848_set_params: %u %u %u %u\n",
    870       1.1        pk 		 p->encoding, p->precision, p->channels, p->sample_rate));
    871       1.1        pk 
    872  1.17.2.4     skrll 	sc = addr;
    873       1.1        pk 	enc = p->encoding;
    874       1.1        pk 	pswcode = rswcode = 0;
    875  1.17.2.4     skrll 	phw = *p;
    876  1.17.2.4     skrll 	rhw = *r;
    877       1.1        pk 	switch (enc) {
    878       1.1        pk 	case AUDIO_ENCODING_SLINEAR_LE:
    879       1.1        pk 		if (p->precision == 8) {
    880       1.1        pk 			enc = AUDIO_ENCODING_ULINEAR_LE;
    881  1.17.2.4     skrll 			phw.encoding = AUDIO_ENCODING_ULINEAR_LE;
    882  1.17.2.4     skrll 			rhw.encoding = AUDIO_ENCODING_ULINEAR_LE;
    883       1.1        pk 			pswcode = rswcode = change_sign8;
    884       1.1        pk 		}
    885       1.1        pk 		break;
    886       1.1        pk 	case AUDIO_ENCODING_SLINEAR_BE:
    887      1.11     itohy 		if (p->precision == 16 && (sc->mode == 1
    888      1.11     itohy #if AD1845_HACK
    889      1.11     itohy 		    || sc->is_ad1845
    890      1.11     itohy #endif
    891      1.11     itohy 			)) {
    892       1.1        pk 			enc = AUDIO_ENCODING_SLINEAR_LE;
    893  1.17.2.4     skrll 			phw.encoding = AUDIO_ENCODING_SLINEAR_LE;
    894  1.17.2.4     skrll 			rhw.encoding = AUDIO_ENCODING_SLINEAR_LE;
    895       1.1        pk 			pswcode = rswcode = swap_bytes;
    896       1.1        pk 		}
    897       1.1        pk 		break;
    898       1.1        pk 	case AUDIO_ENCODING_ULINEAR_LE:
    899       1.1        pk 		if (p->precision == 16) {
    900       1.1        pk 			enc = AUDIO_ENCODING_SLINEAR_LE;
    901  1.17.2.4     skrll 			phw.encoding = AUDIO_ENCODING_SLINEAR_LE;
    902  1.17.2.4     skrll 			rhw.encoding = AUDIO_ENCODING_SLINEAR_LE;
    903  1.17.2.4     skrll 			pswcode = rswcode = change_sign16;
    904       1.1        pk 		}
    905       1.1        pk 		break;
    906       1.1        pk 	case AUDIO_ENCODING_ULINEAR_BE:
    907       1.1        pk 		if (p->precision == 16) {
    908      1.11     itohy 			if (sc->mode == 1
    909      1.11     itohy #if AD1845_HACK
    910      1.11     itohy 			    || sc->is_ad1845
    911      1.11     itohy #endif
    912      1.11     itohy 				) {
    913       1.1        pk 				enc = AUDIO_ENCODING_SLINEAR_LE;
    914  1.17.2.4     skrll 				phw.encoding = AUDIO_ENCODING_SLINEAR_LE;
    915  1.17.2.4     skrll 				rhw.encoding = AUDIO_ENCODING_SLINEAR_LE;
    916  1.17.2.4     skrll 				pswcode = swap_bytes_change_sign16;
    917  1.17.2.4     skrll 				rswcode = swap_bytes_change_sign16;
    918       1.1        pk 			} else {
    919       1.1        pk 				enc = AUDIO_ENCODING_SLINEAR_BE;
    920  1.17.2.4     skrll 				phw.encoding = AUDIO_ENCODING_SLINEAR_BE;
    921  1.17.2.4     skrll 				rhw.encoding = AUDIO_ENCODING_SLINEAR_BE;
    922  1.17.2.4     skrll 				pswcode = rswcode = change_sign16;
    923       1.1        pk 			}
    924       1.1        pk 		}
    925       1.1        pk 		break;
    926       1.1        pk 	}
    927       1.1        pk 	switch (enc) {
    928       1.1        pk 	case AUDIO_ENCODING_ULAW:
    929       1.1        pk 		bits = FMT_ULAW >> 5;
    930       1.1        pk 		break;
    931       1.1        pk 	case AUDIO_ENCODING_ALAW:
    932       1.1        pk 		bits = FMT_ALAW >> 5;
    933       1.1        pk 		break;
    934       1.1        pk 	case AUDIO_ENCODING_ADPCM:
    935       1.1        pk 		bits = FMT_ADPCM >> 5;
    936       1.1        pk 		break;
    937       1.1        pk 	case AUDIO_ENCODING_SLINEAR_LE:
    938       1.1        pk 		if (p->precision == 16)
    939       1.1        pk 			bits = FMT_TWOS_COMP >> 5;
    940       1.1        pk 		else
    941       1.1        pk 			return EINVAL;
    942       1.1        pk 		break;
    943       1.1        pk 	case AUDIO_ENCODING_SLINEAR_BE:
    944       1.1        pk 		if (p->precision == 16)
    945       1.1        pk 			bits = FMT_TWOS_COMP_BE >> 5;
    946       1.1        pk 		else
    947       1.1        pk 			return EINVAL;
    948       1.1        pk 		break;
    949       1.1        pk 	case AUDIO_ENCODING_ULINEAR_LE:
    950       1.1        pk 		if (p->precision == 8)
    951       1.1        pk 			bits = FMT_PCM8 >> 5;
    952       1.1        pk 		else
    953       1.1        pk 			return EINVAL;
    954       1.1        pk 		break;
    955       1.1        pk 	default:
    956       1.1        pk 		return EINVAL;
    957       1.1        pk 	}
    958       1.1        pk 
    959       1.1        pk 	if (p->channels < 1 || p->channels > 2)
    960       1.1        pk 		return EINVAL;
    961       1.1        pk 
    962       1.1        pk 	error = ad1848_set_speed(sc, &p->sample_rate);
    963       1.1        pk 	if (error)
    964       1.1        pk 		return error;
    965  1.17.2.4     skrll 	phw.sample_rate = p->sample_rate;
    966       1.1        pk 
    967  1.17.2.4     skrll 	if (pswcode != NULL)
    968  1.17.2.4     skrll 		pfil->append(pfil, pswcode, &phw);
    969  1.17.2.4     skrll 	if (rswcode != NULL)
    970  1.17.2.4     skrll 		rfil->append(rfil, rswcode, &rhw);
    971       1.1        pk 
    972       1.1        pk 	sc->format_bits = bits;
    973       1.1        pk 	sc->channels = p->channels;
    974       1.1        pk 	sc->precision = p->precision;
    975       1.1        pk 	sc->need_commit = 1;
    976       1.1        pk 
    977       1.1        pk 	DPRINTF(("ad1848_set_params succeeded, bits=%x\n", bits));
    978  1.17.2.4     skrll 	return 0;
    979       1.1        pk }
    980       1.1        pk 
    981       1.1        pk int
    982  1.17.2.1     skrll ad1848_set_rec_port(struct ad1848_softc *sc, int port)
    983       1.1        pk {
    984       1.1        pk 	u_char inp, reg;
    985       1.7     itohy 
    986       1.1        pk 	DPRINTF(("ad1848_set_rec_port: 0x%x\n", port));
    987       1.1        pk 
    988       1.1        pk 	if (port == MIC_IN_PORT)
    989       1.1        pk 		inp = MIC_INPUT;
    990       1.1        pk 	else if (port == LINE_IN_PORT)
    991       1.1        pk 		inp = LINE_INPUT;
    992       1.1        pk 	else if (port == DAC_IN_PORT)
    993       1.1        pk 		inp = MIXED_DAC_INPUT;
    994       1.6        rh 	else if (sc->mode >= 2 && port == AUX1_IN_PORT)
    995       1.1        pk 		inp = AUX_INPUT;
    996       1.1        pk 	else
    997  1.17.2.4     skrll 		return EINVAL;
    998       1.1        pk 
    999       1.1        pk 	reg = ad_read(sc, SP_LEFT_INPUT_CONTROL);
   1000       1.1        pk 	reg &= INPUT_SOURCE_MASK;
   1001       1.1        pk 	ad_write(sc, SP_LEFT_INPUT_CONTROL, (inp|reg));
   1002       1.1        pk 
   1003       1.1        pk 	reg = ad_read(sc, SP_RIGHT_INPUT_CONTROL);
   1004       1.1        pk 	reg &= INPUT_SOURCE_MASK;
   1005       1.1        pk 	ad_write(sc, SP_RIGHT_INPUT_CONTROL, (inp|reg));
   1006       1.1        pk 
   1007       1.1        pk 	sc->rec_port = port;
   1008       1.1        pk 
   1009  1.17.2.4     skrll 	return 0;
   1010       1.1        pk }
   1011       1.1        pk 
   1012       1.1        pk int
   1013  1.17.2.1     skrll ad1848_get_rec_port(struct ad1848_softc *sc)
   1014       1.1        pk {
   1015  1.17.2.4     skrll 	return sc->rec_port;
   1016       1.1        pk }
   1017       1.1        pk 
   1018       1.1        pk int
   1019  1.17.2.4     skrll ad1848_round_blocksize(void *addr, int blk,
   1020  1.17.2.4     skrll     int mode, const audio_params_t *param)
   1021       1.1        pk {
   1022       1.1        pk 
   1023       1.1        pk 	/* Round to a multiple of the biggest sample size. */
   1024  1.17.2.4     skrll 	return blk &= -4;
   1025       1.1        pk }
   1026       1.1        pk 
   1027       1.1        pk int
   1028  1.17.2.1     skrll ad1848_open(void *addr, int flags)
   1029       1.1        pk {
   1030  1.17.2.4     skrll 	struct ad1848_softc *sc;
   1031       1.5   mycroft 	u_char reg;
   1032       1.1        pk 
   1033  1.17.2.4     skrll 	sc = addr;
   1034       1.1        pk 	DPRINTF(("ad1848_open: sc=%p\n", sc));
   1035       1.1        pk 
   1036       1.7     itohy 	sc->open_mode = flags;
   1037       1.7     itohy 
   1038       1.1        pk 	/* Enable interrupts */
   1039       1.1        pk 	DPRINTF(("ad1848_open: enable intrs\n"));
   1040       1.5   mycroft 	reg = ad_read(sc, SP_PIN_CONTROL);
   1041       1.5   mycroft 	ad_write(sc, SP_PIN_CONTROL, reg | INTERRUPT_ENABLE);
   1042       1.1        pk 
   1043       1.7     itohy 	/* If recording && monitoring, the playback part is also used. */
   1044       1.7     itohy 	if (flags & FREAD && sc->mute[AD1848_MONITOR_CHANNEL] == 0)
   1045       1.7     itohy 		ad1848_mute_wave_output(sc, WAVE_UNMUTE1, 1);
   1046       1.7     itohy 
   1047       1.1        pk #ifdef AUDIO_DEBUG
   1048       1.1        pk 	if (ad1848debug)
   1049       1.1        pk 		ad1848_dump_regs(sc);
   1050       1.1        pk #endif
   1051       1.1        pk 
   1052       1.1        pk 	return 0;
   1053       1.1        pk }
   1054       1.1        pk 
   1055       1.1        pk /*
   1056       1.1        pk  * Close function is called at splaudio().
   1057       1.1        pk  */
   1058       1.1        pk void
   1059  1.17.2.1     skrll ad1848_close(void *addr)
   1060       1.1        pk {
   1061  1.17.2.4     skrll 	struct ad1848_softc *sc;
   1062       1.5   mycroft 	u_char reg;
   1063       1.1        pk 
   1064  1.17.2.4     skrll 	sc = addr;
   1065       1.7     itohy 	sc->open_mode = 0;
   1066       1.7     itohy 
   1067       1.7     itohy 	ad1848_mute_wave_output(sc, WAVE_UNMUTE1, 0);
   1068       1.7     itohy 
   1069       1.1        pk 	/* Disable interrupts */
   1070       1.1        pk 	DPRINTF(("ad1848_close: disable intrs\n"));
   1071       1.5   mycroft 	reg = ad_read(sc, SP_PIN_CONTROL);
   1072       1.5   mycroft 	ad_write(sc, SP_PIN_CONTROL, reg & ~INTERRUPT_ENABLE);
   1073       1.1        pk 
   1074       1.1        pk #ifdef AUDIO_DEBUG
   1075       1.1        pk 	if (ad1848debug)
   1076       1.1        pk 		ad1848_dump_regs(sc);
   1077       1.1        pk #endif
   1078       1.1        pk }
   1079       1.1        pk 
   1080       1.1        pk /*
   1081       1.1        pk  * Lower-level routines
   1082       1.1        pk  */
   1083       1.1        pk int
   1084  1.17.2.1     skrll ad1848_commit_settings(void *addr)
   1085       1.1        pk {
   1086  1.17.2.4     skrll 	struct ad1848_softc *sc;
   1087       1.1        pk 	int timeout;
   1088       1.1        pk 	u_char fs;
   1089       1.1        pk 	int s;
   1090       1.1        pk 
   1091  1.17.2.4     skrll 	sc = addr;
   1092       1.1        pk 	if (!sc->need_commit)
   1093       1.1        pk 		return 0;
   1094       1.1        pk 
   1095       1.1        pk 	s = splaudio();
   1096       1.1        pk 
   1097       1.7     itohy 	ad1848_mute_wave_output(sc, WAVE_MUTE0, 1);
   1098       1.1        pk 
   1099       1.1        pk 	ad_set_MCE(sc, 1);	/* Enables changes to the format select reg */
   1100       1.1        pk 
   1101       1.1        pk 	fs = sc->speed_bits | (sc->format_bits << 5);
   1102       1.1        pk 
   1103       1.1        pk 	if (sc->channels == 2)
   1104       1.1        pk 		fs |= FMT_STEREO;
   1105      1.14     itohy 
   1106      1.14     itohy 	/*
   1107      1.14     itohy 	 * OPL3-SA2 (YMF711) is sometimes busy here.
   1108      1.14     itohy 	 * Wait until it becomes ready.
   1109      1.14     itohy 	 */
   1110      1.14     itohy 	for (timeout = 0;
   1111      1.14     itohy 	    timeout < 1000 && ADREAD(sc, AD1848_IADDR) & SP_IN_INIT; timeout++)
   1112      1.14     itohy 		delay(10);
   1113       1.1        pk 
   1114       1.1        pk 	ad_write(sc, SP_CLOCK_DATA_FORMAT, fs);
   1115       1.1        pk 
   1116       1.1        pk 	/*
   1117       1.6        rh 	 * If mode >= 2 (CS4231), set I28 also.
   1118       1.1        pk 	 * It's the capture format register.
   1119       1.1        pk 	 */
   1120       1.6        rh 	if (sc->mode >= 2) {
   1121       1.1        pk 		/*
   1122       1.1        pk 		 * Gravis Ultrasound MAX SDK sources says something about
   1123       1.1        pk 		 * errata sheets, with the implication that these inb()s
   1124       1.1        pk 		 * are necessary.
   1125       1.1        pk 		 */
   1126       1.1        pk 		(void)ADREAD(sc, AD1848_IDATA);
   1127       1.1        pk 		(void)ADREAD(sc, AD1848_IDATA);
   1128      1.16       wiz 		/* Write to I8 starts resynchronization. Wait for completion. */
   1129       1.1        pk 		timeout = 100000;
   1130       1.1        pk 		while (timeout > 0 && ADREAD(sc, AD1848_IADDR) == SP_IN_INIT)
   1131       1.1        pk 			timeout--;
   1132       1.1        pk 
   1133       1.1        pk 		ad_write(sc, CS_REC_FORMAT, fs);
   1134       1.1        pk 		(void)ADREAD(sc, AD1848_IDATA);
   1135       1.1        pk 		(void)ADREAD(sc, AD1848_IDATA);
   1136       1.1        pk 		/* Now wait for resync for capture side of the house */
   1137       1.1        pk 	}
   1138       1.1        pk 	/*
   1139      1.16       wiz 	 * Write to I8 starts resynchronization. Wait until it completes.
   1140       1.1        pk 	 */
   1141       1.1        pk 	timeout = 100000;
   1142       1.8   thorpej 	while (timeout > 0 && ADREAD(sc, AD1848_IADDR) == SP_IN_INIT) {
   1143       1.8   thorpej 		delay(10);
   1144       1.1        pk 		timeout--;
   1145       1.8   thorpej 	}
   1146       1.1        pk 
   1147       1.1        pk 	if (ADREAD(sc, AD1848_IADDR) == SP_IN_INIT)
   1148       1.1        pk 		printf("ad1848_commit: Auto calibration timed out\n");
   1149       1.1        pk 
   1150       1.1        pk 	/*
   1151       1.1        pk 	 * Starts the calibration process and
   1152       1.1        pk 	 * enters playback mode after it.
   1153       1.1        pk 	 */
   1154       1.1        pk 	ad_set_MCE(sc, 0);
   1155       1.1        pk 	wait_for_calibration(sc);
   1156       1.1        pk 
   1157       1.7     itohy 	ad1848_mute_wave_output(sc, WAVE_MUTE0, 0);
   1158       1.1        pk 
   1159       1.1        pk 	splx(s);
   1160       1.1        pk 
   1161       1.1        pk 	sc->need_commit = 0;
   1162       1.1        pk 	return 0;
   1163       1.1        pk }
   1164       1.1        pk 
   1165       1.1        pk void
   1166  1.17.2.1     skrll ad1848_reset(struct ad1848_softc *sc)
   1167       1.1        pk {
   1168       1.1        pk 	u_char r;
   1169       1.1        pk 
   1170       1.1        pk 	DPRINTF(("ad1848_reset\n"));
   1171       1.1        pk 
   1172       1.1        pk 	/* Clear the PEN and CEN bits */
   1173       1.1        pk 	r = ad_read(sc, SP_INTERFACE_CONFIG);
   1174       1.1        pk 	r &= ~(CAPTURE_ENABLE | PLAYBACK_ENABLE);
   1175       1.1        pk 	ad_write(sc, SP_INTERFACE_CONFIG, r);
   1176       1.1        pk 
   1177       1.6        rh 	if (sc->mode >= 2) {
   1178       1.1        pk 		ADWRITE(sc, AD1848_IADDR, CS_IRQ_STATUS);
   1179       1.1        pk 		ADWRITE(sc, AD1848_IDATA, 0);
   1180       1.1        pk 	}
   1181       1.1        pk 	/* Clear interrupt status */
   1182       1.1        pk 	ADWRITE(sc, AD1848_STATUS, 0);
   1183       1.1        pk #ifdef AUDIO_DEBUG
   1184       1.1        pk 	if (ad1848debug)
   1185       1.1        pk 		ad1848_dump_regs(sc);
   1186       1.1        pk #endif
   1187       1.1        pk }
   1188       1.1        pk 
   1189       1.1        pk int
   1190  1.17.2.4     skrll ad1848_set_speed(struct ad1848_softc *sc, u_int *argp)
   1191       1.1        pk {
   1192       1.1        pk 	/*
   1193       1.1        pk 	 * The sampling speed is encoded in the least significant nible of I8.
   1194      1.17   tsutsui 	 * The LSB selects the clock source (0=24.576 MHz, 1=16.9344 MHz) and
   1195       1.1        pk 	 * other three bits select the divisor (indirectly):
   1196       1.1        pk 	 *
   1197       1.1        pk 	 * The available speeds are in the following table. Keep the speeds in
   1198       1.1        pk 	 * the increasing order.
   1199       1.1        pk 	 */
   1200       1.1        pk 	typedef struct {
   1201       1.1        pk 		int	speed;
   1202       1.1        pk 		u_char	bits;
   1203       1.1        pk 	} speed_struct;
   1204  1.17.2.4     skrll 	u_long arg;
   1205       1.1        pk 
   1206      1.10  jdolecek 	static const speed_struct speed_table[] =  {
   1207       1.1        pk 		{5510, (0 << 1) | 1},
   1208       1.1        pk 		{5510, (0 << 1) | 1},
   1209       1.1        pk 		{6620, (7 << 1) | 1},
   1210       1.1        pk 		{8000, (0 << 1) | 0},
   1211       1.1        pk 		{9600, (7 << 1) | 0},
   1212       1.1        pk 		{11025, (1 << 1) | 1},
   1213       1.1        pk 		{16000, (1 << 1) | 0},
   1214       1.1        pk 		{18900, (2 << 1) | 1},
   1215       1.1        pk 		{22050, (3 << 1) | 1},
   1216       1.1        pk 		{27420, (2 << 1) | 0},
   1217       1.1        pk 		{32000, (3 << 1) | 0},
   1218       1.1        pk 		{33075, (6 << 1) | 1},
   1219       1.1        pk 		{37800, (4 << 1) | 1},
   1220       1.1        pk 		{44100, (5 << 1) | 1},
   1221       1.1        pk 		{48000, (6 << 1) | 0}
   1222       1.1        pk 	};
   1223       1.1        pk 
   1224  1.17.2.4     skrll 	int i, n, selected;
   1225       1.1        pk 
   1226  1.17.2.4     skrll 	arg = *argp;
   1227  1.17.2.4     skrll 	selected = -1;
   1228       1.1        pk 	n = sizeof(speed_table) / sizeof(speed_struct);
   1229       1.1        pk 
   1230       1.1        pk 	if (arg < speed_table[0].speed)
   1231       1.1        pk 		selected = 0;
   1232       1.1        pk 	if (arg > speed_table[n - 1].speed)
   1233       1.1        pk 		selected = n - 1;
   1234       1.1        pk 
   1235       1.1        pk 	for (i = 1 /*really*/ ; selected == -1 && i < n; i++)
   1236       1.1        pk 		if (speed_table[i].speed == arg)
   1237       1.1        pk 			selected = i;
   1238       1.1        pk 		else if (speed_table[i].speed > arg) {
   1239       1.1        pk 			int diff1, diff2;
   1240       1.1        pk 
   1241       1.1        pk 			diff1 = arg - speed_table[i - 1].speed;
   1242       1.1        pk 			diff2 = speed_table[i].speed - arg;
   1243       1.1        pk 
   1244       1.1        pk 			if (diff1 < diff2)
   1245       1.1        pk 				selected = i - 1;
   1246       1.1        pk 			else
   1247       1.1        pk 				selected = i;
   1248       1.1        pk 		}
   1249       1.1        pk 
   1250       1.1        pk 	if (selected == -1) {
   1251       1.1        pk 		printf("ad1848: Can't find speed???\n");
   1252       1.1        pk 		selected = 3;
   1253       1.1        pk 	}
   1254       1.1        pk 
   1255       1.1        pk 	sc->speed_bits = speed_table[selected].bits;
   1256       1.1        pk 	sc->need_commit = 1;
   1257       1.1        pk 	*argp = speed_table[selected].speed;
   1258       1.1        pk 
   1259  1.17.2.4     skrll 	return 0;
   1260       1.1        pk }
   1261       1.1        pk 
   1262       1.1        pk /*
   1263       1.1        pk  * Halt I/O
   1264       1.1        pk  */
   1265       1.1        pk int
   1266  1.17.2.1     skrll ad1848_halt_output(void *addr)
   1267       1.1        pk {
   1268  1.17.2.4     skrll 	struct ad1848_softc *sc;
   1269       1.1        pk 	u_char reg;
   1270       1.1        pk 
   1271       1.5   mycroft 	DPRINTF(("ad1848: ad1848_halt_output\n"));
   1272  1.17.2.4     skrll 	sc = addr;
   1273       1.1        pk 	reg = ad_read(sc, SP_INTERFACE_CONFIG);
   1274       1.5   mycroft 	ad_write(sc, SP_INTERFACE_CONFIG, reg & ~PLAYBACK_ENABLE);
   1275       1.1        pk 
   1276  1.17.2.4     skrll 	return 0;
   1277       1.1        pk }
   1278       1.1        pk 
   1279       1.1        pk int
   1280  1.17.2.1     skrll ad1848_halt_input(void *addr)
   1281       1.1        pk {
   1282  1.17.2.4     skrll 	struct ad1848_softc *sc;
   1283       1.1        pk 	u_char reg;
   1284       1.1        pk 
   1285       1.5   mycroft 	DPRINTF(("ad1848: ad1848_halt_input\n"));
   1286  1.17.2.4     skrll 	sc = addr;
   1287       1.1        pk 	reg = ad_read(sc, SP_INTERFACE_CONFIG);
   1288       1.5   mycroft 	ad_write(sc, SP_INTERFACE_CONFIG, reg & ~CAPTURE_ENABLE);
   1289       1.1        pk 
   1290  1.17.2.4     skrll 	return 0;
   1291       1.1        pk }
   1292