Home | History | Annotate | Line # | Download | only in ic
adv.c revision 1.7
      1  1.7  thorpej /*	$NetBSD: adv.c,v 1.7 1998/11/19 21:52:58 thorpej Exp $	*/
      2  1.2    dante 
      3  1.1    dante /*
      4  1.4    dante  * Generic driver for the Advanced Systems Inc. Narrow SCSI controllers
      5  1.1    dante  *
      6  1.1    dante  * Copyright (c) 1998 The NetBSD Foundation, Inc.
      7  1.1    dante  * All rights reserved.
      8  1.1    dante  *
      9  1.1    dante  * Author: Baldassare Dante Profeta <dante (at) mclink.it>
     10  1.1    dante  *
     11  1.1    dante  * Redistribution and use in source and binary forms, with or without
     12  1.1    dante  * modification, are permitted provided that the following conditions
     13  1.1    dante  * are met:
     14  1.1    dante  * 1. Redistributions of source code must retain the above copyright
     15  1.1    dante  *    notice, this list of conditions and the following disclaimer.
     16  1.1    dante  * 2. Redistributions in binary form must reproduce the above copyright
     17  1.1    dante  *    notice, this list of conditions and the following disclaimer in the
     18  1.1    dante  *    documentation and/or other materials provided with the distribution.
     19  1.1    dante  * 3. All advertising materials mentioning features or use of this software
     20  1.1    dante  *    must display the following acknowledgement:
     21  1.4    dante  *        This product includes software developed by the NetBSD
     22  1.4    dante  *        Foundation, Inc. and its contributors.
     23  1.1    dante  * 4. Neither the name of The NetBSD Foundation nor the names of its
     24  1.1    dante  *    contributors may be used to endorse or promote products derived
     25  1.1    dante  *    from this software without specific prior written permission.
     26  1.1    dante  *
     27  1.1    dante  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     28  1.1    dante  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     29  1.1    dante  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     30  1.1    dante  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     31  1.1    dante  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     32  1.1    dante  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     33  1.1    dante  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     34  1.1    dante  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     35  1.1    dante  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     36  1.1    dante  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     37  1.1    dante  * POSSIBILITY OF SUCH DAMAGE.
     38  1.1    dante  */
     39  1.1    dante 
     40  1.1    dante #include <sys/types.h>
     41  1.1    dante #include <sys/param.h>
     42  1.1    dante #include <sys/systm.h>
     43  1.1    dante #include <sys/kernel.h>
     44  1.1    dante #include <sys/errno.h>
     45  1.1    dante #include <sys/ioctl.h>
     46  1.1    dante #include <sys/device.h>
     47  1.1    dante #include <sys/malloc.h>
     48  1.1    dante #include <sys/buf.h>
     49  1.1    dante #include <sys/proc.h>
     50  1.1    dante #include <sys/user.h>
     51  1.1    dante 
     52  1.1    dante #include <machine/bus.h>
     53  1.1    dante #include <machine/intr.h>
     54  1.1    dante 
     55  1.1    dante #include <vm/vm.h>
     56  1.1    dante #include <vm/vm_param.h>
     57  1.1    dante #include <vm/pmap.h>
     58  1.1    dante 
     59  1.1    dante #include <dev/scsipi/scsi_all.h>
     60  1.1    dante #include <dev/scsipi/scsipi_all.h>
     61  1.1    dante #include <dev/scsipi/scsiconf.h>
     62  1.1    dante 
     63  1.1    dante #include <dev/ic/adv.h>
     64  1.1    dante #include <dev/ic/advlib.h>
     65  1.3  thorpej 
     66  1.3  thorpej #ifndef DDB
     67  1.3  thorpej #define	Debugger()	panic("should call debugger here (adv.c)")
     68  1.3  thorpej #endif /* ! DDB */
     69  1.1    dante 
     70  1.6    dante 
     71  1.6    dante /* #define ASC_DEBUG */
     72  1.6    dante 
     73  1.1    dante /******************************************************************************/
     74  1.1    dante 
     75  1.1    dante 
     76  1.1    dante static void adv_enqueue __P((ASC_SOFTC *, struct scsipi_xfer *, int));
     77  1.1    dante static struct scsipi_xfer *adv_dequeue __P((ASC_SOFTC *));
     78  1.1    dante 
     79  1.1    dante static int adv_alloc_ccbs __P((ASC_SOFTC *));
     80  1.1    dante static int adv_create_ccbs __P((ASC_SOFTC *, ADV_CCB *, int));
     81  1.1    dante static void adv_free_ccb __P((ASC_SOFTC *, ADV_CCB *));
     82  1.1    dante static void adv_reset_ccb __P((ADV_CCB *));
     83  1.1    dante static int adv_init_ccb __P((ASC_SOFTC *, ADV_CCB *));
     84  1.1    dante static ADV_CCB *adv_get_ccb __P((ASC_SOFTC *, int));
     85  1.1    dante static void adv_queue_ccb __P((ASC_SOFTC *, ADV_CCB *));
     86  1.1    dante static void adv_start_ccbs __P((ASC_SOFTC *));
     87  1.1    dante 
     88  1.1    dante static u_int8_t *adv_alloc_overrunbuf __P((char *dvname, bus_dma_tag_t));
     89  1.1    dante 
     90  1.1    dante static int adv_scsi_cmd __P((struct scsipi_xfer *));
     91  1.1    dante static void advminphys __P((struct buf *));
     92  1.1    dante static void adv_narrow_isr_callback __P((ASC_SOFTC *, ASC_QDONE_INFO *));
     93  1.1    dante 
     94  1.1    dante static int adv_poll __P((ASC_SOFTC *, struct scsipi_xfer *, int));
     95  1.1    dante static void adv_timeout __P((void *));
     96  1.1    dante static void adv_watchdog __P((void *));
     97  1.1    dante 
     98  1.1    dante 
     99  1.1    dante /******************************************************************************/
    100  1.1    dante 
    101  1.1    dante 
    102  1.1    dante /* the below structure is so we have a default dev struct for out link struct */
    103  1.1    dante struct scsipi_device adv_dev =
    104  1.1    dante {
    105  1.1    dante 	NULL,			/* Use default error handler */
    106  1.1    dante 	NULL,			/* have a queue, served by this */
    107  1.1    dante 	NULL,			/* have no async handler */
    108  1.1    dante 	NULL,			/* Use default 'done' routine */
    109  1.1    dante };
    110  1.1    dante 
    111  1.1    dante 
    112  1.1    dante #define ADV_ABORT_TIMEOUT       2000	/* time to wait for abort (mSec) */
    113  1.1    dante #define ADV_WATCH_TIMEOUT       1000	/* time to wait for watchdog (mSec) */
    114  1.1    dante 
    115  1.1    dante 
    116  1.1    dante /******************************************************************************/
    117  1.1    dante /*                            scsipi_xfer queue routines                      */
    118  1.1    dante /******************************************************************************/
    119  1.1    dante 
    120  1.1    dante 
    121  1.1    dante /*
    122  1.1    dante  * Insert a scsipi_xfer into the software queue.  We overload xs->free_list
    123  1.1    dante  * to avoid having to allocate additional resources (since we're used
    124  1.1    dante  * only during resource shortages anyhow.
    125  1.1    dante  */
    126  1.1    dante static void
    127  1.1    dante adv_enqueue(sc, xs, infront)
    128  1.1    dante 	ASC_SOFTC      *sc;
    129  1.1    dante 	struct scsipi_xfer *xs;
    130  1.1    dante 	int             infront;
    131  1.1    dante {
    132  1.1    dante 
    133  1.1    dante 	if (infront || sc->sc_queue.lh_first == NULL) {
    134  1.1    dante 		if (sc->sc_queue.lh_first == NULL)
    135  1.1    dante 			sc->sc_queuelast = xs;
    136  1.1    dante 		LIST_INSERT_HEAD(&sc->sc_queue, xs, free_list);
    137  1.1    dante 		return;
    138  1.1    dante 	}
    139  1.1    dante 	LIST_INSERT_AFTER(sc->sc_queuelast, xs, free_list);
    140  1.1    dante 	sc->sc_queuelast = xs;
    141  1.1    dante }
    142  1.1    dante 
    143  1.1    dante 
    144  1.1    dante /*
    145  1.1    dante  * Pull a scsipi_xfer off the front of the software queue.
    146  1.1    dante  */
    147  1.1    dante static struct scsipi_xfer *
    148  1.1    dante adv_dequeue(sc)
    149  1.1    dante 	ASC_SOFTC      *sc;
    150  1.1    dante {
    151  1.1    dante 	struct scsipi_xfer *xs;
    152  1.1    dante 
    153  1.1    dante 	xs = sc->sc_queue.lh_first;
    154  1.1    dante 	LIST_REMOVE(xs, free_list);
    155  1.1    dante 
    156  1.1    dante 	if (sc->sc_queue.lh_first == NULL)
    157  1.1    dante 		sc->sc_queuelast = NULL;
    158  1.1    dante 
    159  1.1    dante 	return (xs);
    160  1.1    dante }
    161  1.1    dante 
    162  1.1    dante 
    163  1.1    dante /******************************************************************************/
    164  1.1    dante /*                             Control Blocks routines                        */
    165  1.1    dante /******************************************************************************/
    166  1.1    dante 
    167  1.1    dante 
    168  1.1    dante static int
    169  1.1    dante adv_alloc_ccbs(sc)
    170  1.1    dante 	ASC_SOFTC      *sc;
    171  1.1    dante {
    172  1.1    dante 	bus_dma_segment_t seg;
    173  1.1    dante 	int             error, rseg;
    174  1.1    dante 
    175  1.1    dante 	/*
    176  1.1    dante          * Allocate the control blocks.
    177  1.1    dante          */
    178  1.1    dante 	if ((error = bus_dmamem_alloc(sc->sc_dmat, sizeof(struct adv_control),
    179  1.1    dante 			   NBPG, 0, &seg, 1, &rseg, BUS_DMA_NOWAIT)) != 0) {
    180  1.1    dante 		printf("%s: unable to allocate control structures,"
    181  1.1    dante 		       " error = %d\n", sc->sc_dev.dv_xname, error);
    182  1.1    dante 		return (error);
    183  1.1    dante 	}
    184  1.1    dante 	if ((error = bus_dmamem_map(sc->sc_dmat, &seg, rseg,
    185  1.1    dante 		   sizeof(struct adv_control), (caddr_t *) & sc->sc_control,
    186  1.1    dante 				 BUS_DMA_NOWAIT | BUS_DMA_COHERENT)) != 0) {
    187  1.1    dante 		printf("%s: unable to map control structures, error = %d\n",
    188  1.1    dante 		       sc->sc_dev.dv_xname, error);
    189  1.1    dante 		return (error);
    190  1.1    dante 	}
    191  1.1    dante 	/*
    192  1.1    dante          * Create and load the DMA map used for the control blocks.
    193  1.1    dante          */
    194  1.1    dante 	if ((error = bus_dmamap_create(sc->sc_dmat, sizeof(struct adv_control),
    195  1.1    dante 			   1, sizeof(struct adv_control), 0, BUS_DMA_NOWAIT,
    196  1.1    dante 				       &sc->sc_dmamap_control)) != 0) {
    197  1.1    dante 		printf("%s: unable to create control DMA map, error = %d\n",
    198  1.1    dante 		       sc->sc_dev.dv_xname, error);
    199  1.1    dante 		return (error);
    200  1.1    dante 	}
    201  1.1    dante 	if ((error = bus_dmamap_load(sc->sc_dmat, sc->sc_dmamap_control,
    202  1.1    dante 			   sc->sc_control, sizeof(struct adv_control), NULL,
    203  1.1    dante 				     BUS_DMA_NOWAIT)) != 0) {
    204  1.1    dante 		printf("%s: unable to load control DMA map, error = %d\n",
    205  1.1    dante 		       sc->sc_dev.dv_xname, error);
    206  1.1    dante 		return (error);
    207  1.1    dante 	}
    208  1.1    dante 	return (0);
    209  1.1    dante }
    210  1.1    dante 
    211  1.1    dante 
    212  1.1    dante /*
    213  1.1    dante  * Create a set of ccbs and add them to the free list.  Called once
    214  1.1    dante  * by adv_init().  We return the number of CCBs successfully created.
    215  1.1    dante  */
    216  1.1    dante static int
    217  1.1    dante adv_create_ccbs(sc, ccbstore, count)
    218  1.1    dante 	ASC_SOFTC      *sc;
    219  1.1    dante 	ADV_CCB        *ccbstore;
    220  1.1    dante 	int             count;
    221  1.1    dante {
    222  1.1    dante 	ADV_CCB        *ccb;
    223  1.1    dante 	int             i, error;
    224  1.1    dante 
    225  1.1    dante 	bzero(ccbstore, sizeof(ADV_CCB) * count);
    226  1.1    dante 	for (i = 0; i < count; i++) {
    227  1.1    dante 		ccb = &ccbstore[i];
    228  1.1    dante 		if ((error = adv_init_ccb(sc, ccb)) != 0) {
    229  1.1    dante 			printf("%s: unable to initialize ccb, error = %d\n",
    230  1.1    dante 			       sc->sc_dev.dv_xname, error);
    231  1.1    dante 			return (i);
    232  1.1    dante 		}
    233  1.1    dante 		TAILQ_INSERT_TAIL(&sc->sc_free_ccb, ccb, chain);
    234  1.1    dante 	}
    235  1.1    dante 
    236  1.1    dante 	return (i);
    237  1.1    dante }
    238  1.1    dante 
    239  1.1    dante 
    240  1.1    dante /*
    241  1.1    dante  * A ccb is put onto the free list.
    242  1.1    dante  */
    243  1.1    dante static void
    244  1.1    dante adv_free_ccb(sc, ccb)
    245  1.1    dante 	ASC_SOFTC      *sc;
    246  1.1    dante 	ADV_CCB        *ccb;
    247  1.1    dante {
    248  1.1    dante 	int             s;
    249  1.1    dante 
    250  1.1    dante 	s = splbio();
    251  1.1    dante 
    252  1.1    dante 	adv_reset_ccb(ccb);
    253  1.1    dante 	TAILQ_INSERT_HEAD(&sc->sc_free_ccb, ccb, chain);
    254  1.1    dante 
    255  1.1    dante 	/*
    256  1.1    dante          * If there were none, wake anybody waiting for one to come free,
    257  1.1    dante          * starting with queued entries.
    258  1.1    dante          */
    259  1.1    dante 	if (ccb->chain.tqe_next == 0)
    260  1.1    dante 		wakeup(&sc->sc_free_ccb);
    261  1.1    dante 
    262  1.1    dante 	splx(s);
    263  1.1    dante }
    264  1.1    dante 
    265  1.1    dante 
    266  1.1    dante static void
    267  1.1    dante adv_reset_ccb(ccb)
    268  1.1    dante 	ADV_CCB        *ccb;
    269  1.1    dante {
    270  1.1    dante 
    271  1.1    dante 	ccb->flags = 0;
    272  1.1    dante }
    273  1.1    dante 
    274  1.1    dante 
    275  1.1    dante static int
    276  1.1    dante adv_init_ccb(sc, ccb)
    277  1.1    dante 	ASC_SOFTC      *sc;
    278  1.1    dante 	ADV_CCB        *ccb;
    279  1.1    dante {
    280  1.1    dante 	int             error;
    281  1.1    dante 
    282  1.1    dante 	/*
    283  1.1    dante          * Create the DMA map for this CCB.
    284  1.1    dante          */
    285  1.1    dante 	error = bus_dmamap_create(sc->sc_dmat,
    286  1.1    dante 				  (ASC_MAX_SG_LIST - 1) * PAGE_SIZE,
    287  1.1    dante 			 ASC_MAX_SG_LIST, (ASC_MAX_SG_LIST - 1) * PAGE_SIZE,
    288  1.1    dante 		   0, BUS_DMA_NOWAIT | BUS_DMA_ALLOCNOW, &ccb->dmamap_xfer);
    289  1.1    dante 	if (error) {
    290  1.1    dante 		printf("%s: unable to create DMA map, error = %d\n",
    291  1.1    dante 		       sc->sc_dev.dv_xname, error);
    292  1.1    dante 		return (error);
    293  1.1    dante 	}
    294  1.1    dante 	adv_reset_ccb(ccb);
    295  1.1    dante 	return (0);
    296  1.1    dante }
    297  1.1    dante 
    298  1.1    dante 
    299  1.1    dante /*
    300  1.1    dante  * Get a free ccb
    301  1.1    dante  *
    302  1.1    dante  * If there are none, see if we can allocate a new one
    303  1.1    dante  */
    304  1.1    dante static ADV_CCB *
    305  1.1    dante adv_get_ccb(sc, flags)
    306  1.1    dante 	ASC_SOFTC      *sc;
    307  1.1    dante 	int             flags;
    308  1.1    dante {
    309  1.1    dante 	ADV_CCB        *ccb = 0;
    310  1.1    dante 	int             s;
    311  1.1    dante 
    312  1.1    dante 	s = splbio();
    313  1.1    dante 
    314  1.1    dante 	/*
    315  1.1    dante          * If we can and have to, sleep waiting for one to come free
    316  1.1    dante          * but only if we can't allocate a new one.
    317  1.1    dante          */
    318  1.1    dante 	for (;;) {
    319  1.1    dante 		ccb = sc->sc_free_ccb.tqh_first;
    320  1.1    dante 		if (ccb) {
    321  1.1    dante 			TAILQ_REMOVE(&sc->sc_free_ccb, ccb, chain);
    322  1.1    dante 			break;
    323  1.1    dante 		}
    324  1.1    dante 		if ((flags & SCSI_NOSLEEP) != 0)
    325  1.1    dante 			goto out;
    326  1.1    dante 
    327  1.1    dante 		tsleep(&sc->sc_free_ccb, PRIBIO, "advccb", 0);
    328  1.1    dante 	}
    329  1.1    dante 
    330  1.1    dante 	ccb->flags |= CCB_ALLOC;
    331  1.1    dante 
    332  1.1    dante out:
    333  1.1    dante 	splx(s);
    334  1.1    dante 	return (ccb);
    335  1.1    dante }
    336  1.1    dante 
    337  1.1    dante 
    338  1.1    dante /*
    339  1.1    dante  * Queue a CCB to be sent to the controller, and send it if possible.
    340  1.1    dante  */
    341  1.1    dante static void
    342  1.1    dante adv_queue_ccb(sc, ccb)
    343  1.1    dante 	ASC_SOFTC      *sc;
    344  1.1    dante 	ADV_CCB        *ccb;
    345  1.1    dante {
    346  1.1    dante 
    347  1.1    dante 	TAILQ_INSERT_TAIL(&sc->sc_waiting_ccb, ccb, chain);
    348  1.1    dante 
    349  1.1    dante 	adv_start_ccbs(sc);
    350  1.1    dante }
    351  1.1    dante 
    352  1.1    dante 
    353  1.1    dante static void
    354  1.1    dante adv_start_ccbs(sc)
    355  1.1    dante 	ASC_SOFTC      *sc;
    356  1.1    dante {
    357  1.1    dante 	ADV_CCB        *ccb;
    358  1.1    dante 
    359  1.1    dante 	while ((ccb = sc->sc_waiting_ccb.tqh_first) != NULL) {
    360  1.1    dante 		if (ccb->flags & CCB_WATCHDOG)
    361  1.1    dante 			untimeout(adv_watchdog, ccb);
    362  1.1    dante 
    363  1.1    dante 		if (AscExeScsiQueue(sc, &ccb->scsiq) == ASC_BUSY) {
    364  1.1    dante 			ccb->flags |= CCB_WATCHDOG;
    365  1.1    dante 			timeout(adv_watchdog, ccb,
    366  1.1    dante 				(ADV_WATCH_TIMEOUT * hz) / 1000);
    367  1.1    dante 			break;
    368  1.1    dante 		}
    369  1.1    dante 		TAILQ_REMOVE(&sc->sc_waiting_ccb, ccb, chain);
    370  1.1    dante 
    371  1.1    dante 		if ((ccb->xs->flags & SCSI_POLL) == 0)
    372  1.1    dante 			timeout(adv_timeout, ccb, (ccb->timeout * hz) / 1000);
    373  1.1    dante 	}
    374  1.1    dante }
    375  1.1    dante 
    376  1.1    dante 
    377  1.1    dante /******************************************************************************/
    378  1.1    dante /*                      DMA able memory allocation routines                   */
    379  1.1    dante /******************************************************************************/
    380  1.1    dante 
    381  1.1    dante 
    382  1.1    dante /*
    383  1.1    dante  * Allocate a DMA able memory for overrun_buffer.
    384  1.1    dante  * This memory can be safely shared among all the AdvanSys boards.
    385  1.1    dante  */
    386  1.1    dante u_int8_t       *
    387  1.1    dante adv_alloc_overrunbuf(dvname, dmat)
    388  1.1    dante 	char           *dvname;
    389  1.1    dante 	bus_dma_tag_t   dmat;
    390  1.1    dante {
    391  1.1    dante 	static u_int8_t *overrunbuf = NULL;
    392  1.1    dante 
    393  1.1    dante 	bus_dmamap_t    ovrbuf_dmamap;
    394  1.1    dante 	bus_dma_segment_t seg;
    395  1.1    dante 	int             rseg, error;
    396  1.1    dante 
    397  1.1    dante 
    398  1.1    dante 	/*
    399  1.1    dante          * if an overrun buffer has been already allocated don't allocate it
    400  1.1    dante          * again. Instead return the address of the allocated buffer.
    401  1.1    dante          */
    402  1.1    dante 	if (overrunbuf)
    403  1.1    dante 		return (overrunbuf);
    404  1.1    dante 
    405  1.1    dante 
    406  1.1    dante 	if ((error = bus_dmamem_alloc(dmat, ASC_OVERRUN_BSIZE,
    407  1.1    dante 			   NBPG, 0, &seg, 1, &rseg, BUS_DMA_NOWAIT)) != 0) {
    408  1.1    dante 		printf("%s: unable to allocate overrun buffer, error = %d\n",
    409  1.1    dante 		       dvname, error);
    410  1.1    dante 		return (0);
    411  1.1    dante 	}
    412  1.1    dante 	if ((error = bus_dmamem_map(dmat, &seg, rseg, ASC_OVERRUN_BSIZE,
    413  1.1    dante 	(caddr_t *) & overrunbuf, BUS_DMA_NOWAIT | BUS_DMA_COHERENT)) != 0) {
    414  1.1    dante 		printf("%s: unable to map overrun buffer, error = %d\n",
    415  1.1    dante 		       dvname, error);
    416  1.1    dante 
    417  1.1    dante 		bus_dmamem_free(dmat, &seg, 1);
    418  1.1    dante 		return (0);
    419  1.1    dante 	}
    420  1.1    dante 	if ((error = bus_dmamap_create(dmat, ASC_OVERRUN_BSIZE, 1,
    421  1.1    dante 	      ASC_OVERRUN_BSIZE, 0, BUS_DMA_NOWAIT, &ovrbuf_dmamap)) != 0) {
    422  1.1    dante 		printf("%s: unable to create overrun buffer DMA map,"
    423  1.1    dante 		       " error = %d\n", dvname, error);
    424  1.1    dante 
    425  1.1    dante 		bus_dmamem_unmap(dmat, overrunbuf, ASC_OVERRUN_BSIZE);
    426  1.1    dante 		bus_dmamem_free(dmat, &seg, 1);
    427  1.1    dante 		return (0);
    428  1.1    dante 	}
    429  1.1    dante 	if ((error = bus_dmamap_load(dmat, ovrbuf_dmamap, overrunbuf,
    430  1.1    dante 			   ASC_OVERRUN_BSIZE, NULL, BUS_DMA_NOWAIT)) != 0) {
    431  1.1    dante 		printf("%s: unable to load overrun buffer DMA map,"
    432  1.1    dante 		       " error = %d\n", dvname, error);
    433  1.1    dante 
    434  1.1    dante 		bus_dmamap_destroy(dmat, ovrbuf_dmamap);
    435  1.1    dante 		bus_dmamem_unmap(dmat, overrunbuf, ASC_OVERRUN_BSIZE);
    436  1.1    dante 		bus_dmamem_free(dmat, &seg, 1);
    437  1.1    dante 		return (0);
    438  1.1    dante 	}
    439  1.1    dante 	return (overrunbuf);
    440  1.1    dante }
    441  1.1    dante 
    442  1.1    dante 
    443  1.1    dante /******************************************************************************/
    444  1.1    dante /*                         SCSI layer interfacing routines                    */
    445  1.1    dante /******************************************************************************/
    446  1.1    dante 
    447  1.1    dante 
    448  1.1    dante int
    449  1.1    dante adv_init(sc)
    450  1.1    dante 	ASC_SOFTC      *sc;
    451  1.1    dante {
    452  1.1    dante 	int             warn;
    453  1.1    dante 
    454  1.4    dante 	if (!AscFindSignature(sc->sc_iot, sc->sc_ioh))
    455  1.4    dante 		panic("adv_init: adv_find_signature failed");
    456  1.1    dante 
    457  1.4    dante 	/*
    458  1.4    dante          * Read the board configuration
    459  1.4    dante          */
    460  1.4    dante 	AscInitASC_SOFTC(sc);
    461  1.4    dante 	warn = AscInitFromEEP(sc);
    462  1.4    dante 	if (warn) {
    463  1.4    dante 		printf("%s -get: ", sc->sc_dev.dv_xname);
    464  1.4    dante 		switch (warn) {
    465  1.4    dante 		case -1:
    466  1.4    dante 			printf("Chip is not halted\n");
    467  1.4    dante 			break;
    468  1.4    dante 
    469  1.4    dante 		case -2:
    470  1.4    dante 			printf("Couldn't get MicroCode Start"
    471  1.4    dante 			       " address\n");
    472  1.4    dante 			break;
    473  1.4    dante 
    474  1.4    dante 		case ASC_WARN_IO_PORT_ROTATE:
    475  1.4    dante 			printf("I/O port address modified\n");
    476  1.4    dante 			break;
    477  1.4    dante 
    478  1.4    dante 		case ASC_WARN_AUTO_CONFIG:
    479  1.4    dante 			printf("I/O port increment switch enabled\n");
    480  1.4    dante 			break;
    481  1.4    dante 
    482  1.4    dante 		case ASC_WARN_EEPROM_CHKSUM:
    483  1.4    dante 			printf("EEPROM checksum error\n");
    484  1.4    dante 			break;
    485  1.4    dante 
    486  1.4    dante 		case ASC_WARN_IRQ_MODIFIED:
    487  1.4    dante 			printf("IRQ modified\n");
    488  1.4    dante 			break;
    489  1.4    dante 
    490  1.4    dante 		case ASC_WARN_CMD_QNG_CONFLICT:
    491  1.4    dante 			printf("tag queuing enabled w/o disconnects\n");
    492  1.4    dante 			break;
    493  1.1    dante 
    494  1.4    dante 		default:
    495  1.4    dante 			printf("unknown warning %d\n", warn);
    496  1.1    dante 		}
    497  1.4    dante 	}
    498  1.4    dante 	if (sc->scsi_reset_wait > ASC_MAX_SCSI_RESET_WAIT)
    499  1.4    dante 		sc->scsi_reset_wait = ASC_MAX_SCSI_RESET_WAIT;
    500  1.4    dante 
    501  1.4    dante 	/*
    502  1.4    dante          * Modify the board configuration
    503  1.4    dante          */
    504  1.4    dante 	warn = AscInitFromASC_SOFTC(sc);
    505  1.4    dante 	if (warn) {
    506  1.4    dante 		printf("%s -set: ", sc->sc_dev.dv_xname);
    507  1.4    dante 		switch (warn) {
    508  1.4    dante 		case ASC_WARN_CMD_QNG_CONFLICT:
    509  1.4    dante 			printf("tag queuing enabled w/o disconnects\n");
    510  1.4    dante 			break;
    511  1.1    dante 
    512  1.4    dante 		case ASC_WARN_AUTO_CONFIG:
    513  1.4    dante 			printf("I/O port increment switch enabled\n");
    514  1.4    dante 			break;
    515  1.1    dante 
    516  1.4    dante 		default:
    517  1.4    dante 			printf("unknown warning %d\n", warn);
    518  1.1    dante 		}
    519  1.4    dante 	}
    520  1.4    dante 	sc->isr_callback = (ulong) adv_narrow_isr_callback;
    521  1.1    dante 
    522  1.4    dante 	if (!(sc->overrun_buf = adv_alloc_overrunbuf(sc->sc_dev.dv_xname,
    523  1.4    dante 						     sc->sc_dmat))) {
    524  1.1    dante 		return (1);
    525  1.1    dante 	}
    526  1.1    dante 
    527  1.1    dante 	return (0);
    528  1.1    dante }
    529  1.1    dante 
    530  1.1    dante 
    531  1.1    dante void
    532  1.1    dante adv_attach(sc)
    533  1.1    dante 	ASC_SOFTC      *sc;
    534  1.1    dante {
    535  1.1    dante 	int             i, error;
    536  1.1    dante 
    537  1.4    dante 	/*
    538  1.4    dante          * Initialize board RISC chip and enable interrupts.
    539  1.4    dante          */
    540  1.4    dante 	switch (AscInitDriver(sc)) {
    541  1.4    dante 	case 0:
    542  1.4    dante 		/* AllOK */
    543  1.4    dante 		break;
    544  1.1    dante 
    545  1.4    dante 	case 1:
    546  1.4    dante 		panic("%s: bad signature", sc->sc_dev.dv_xname);
    547  1.4    dante 		break;
    548  1.1    dante 
    549  1.4    dante 	case 2:
    550  1.4    dante 		panic("%s: unable to load MicroCode",
    551  1.4    dante 		      sc->sc_dev.dv_xname);
    552  1.4    dante 		break;
    553  1.1    dante 
    554  1.4    dante 	case 3:
    555  1.4    dante 		panic("%s: unable to initialize MicroCode",
    556  1.4    dante 		      sc->sc_dev.dv_xname);
    557  1.4    dante 		break;
    558  1.1    dante 
    559  1.4    dante 	default:
    560  1.4    dante 		panic("%s: unable to initialize board RISC chip",
    561  1.4    dante 		      sc->sc_dev.dv_xname);
    562  1.1    dante 	}
    563  1.1    dante 
    564  1.7  thorpej 	/*
    565  1.7  thorpej 	 * Fill in the adapter.
    566  1.7  thorpej 	 */
    567  1.7  thorpej 	sc->sc_adapter.scsipi_cmd = adv_scsi_cmd;
    568  1.7  thorpej 	sc->sc_adapter.scsipi_minphys = advminphys;
    569  1.1    dante 
    570  1.1    dante 	/*
    571  1.1    dante          * fill in the prototype scsipi_link.
    572  1.1    dante          */
    573  1.1    dante 	sc->sc_link.scsipi_scsi.channel = SCSI_CHANNEL_ONLY_ONE;
    574  1.1    dante 	sc->sc_link.adapter_softc = sc;
    575  1.1    dante 	sc->sc_link.scsipi_scsi.adapter_target = sc->chip_scsi_id;
    576  1.7  thorpej 	sc->sc_link.adapter = &sc->sc_adapter;
    577  1.1    dante 	sc->sc_link.device = &adv_dev;
    578  1.1    dante 	sc->sc_link.openings = 4;
    579  1.4    dante 	sc->sc_link.scsipi_scsi.max_target = 7;
    580  1.1    dante 	sc->sc_link.type = BUS_SCSI;
    581  1.1    dante 
    582  1.1    dante 
    583  1.1    dante 	TAILQ_INIT(&sc->sc_free_ccb);
    584  1.1    dante 	TAILQ_INIT(&sc->sc_waiting_ccb);
    585  1.1    dante 	LIST_INIT(&sc->sc_queue);
    586  1.1    dante 
    587  1.1    dante 
    588  1.1    dante 	/*
    589  1.1    dante          * Allocate the Control Blocks.
    590  1.1    dante          */
    591  1.1    dante 	error = adv_alloc_ccbs(sc);
    592  1.1    dante 	if (error)
    593  1.1    dante 		return; /* (error) */ ;
    594  1.1    dante 
    595  1.1    dante 	/*
    596  1.1    dante          * Create and initialize the Control Blocks.
    597  1.1    dante          */
    598  1.1    dante 	i = adv_create_ccbs(sc, sc->sc_control->ccbs, ADV_MAX_CCB);
    599  1.1    dante 	if (i == 0) {
    600  1.1    dante 		printf("%s: unable to create control blocks\n",
    601  1.1    dante 		       sc->sc_dev.dv_xname);
    602  1.1    dante 		return; /* (ENOMEM) */ ;
    603  1.1    dante 	} else if (i != ADV_MAX_CCB) {
    604  1.1    dante 		printf("%s: WARNING: only %d of %d control blocks created\n",
    605  1.1    dante 		       sc->sc_dev.dv_xname, i, ADV_MAX_CCB);
    606  1.1    dante 	}
    607  1.1    dante 	config_found(&sc->sc_dev, &sc->sc_link, scsiprint);
    608  1.1    dante }
    609  1.1    dante 
    610  1.1    dante 
    611  1.1    dante static void
    612  1.1    dante advminphys(bp)
    613  1.1    dante 	struct buf     *bp;
    614  1.1    dante {
    615  1.1    dante 
    616  1.1    dante 	if (bp->b_bcount > ((ASC_MAX_SG_LIST - 1) * PAGE_SIZE))
    617  1.1    dante 		bp->b_bcount = ((ASC_MAX_SG_LIST - 1) * PAGE_SIZE);
    618  1.1    dante 	minphys(bp);
    619  1.1    dante }
    620  1.1    dante 
    621  1.1    dante 
    622  1.1    dante /*
    623  1.1    dante  * start a scsi operation given the command and the data address.  Also needs
    624  1.1    dante  * the unit, target and lu.
    625  1.1    dante  */
    626  1.1    dante static int
    627  1.1    dante adv_scsi_cmd(xs)
    628  1.1    dante 	struct scsipi_xfer *xs;
    629  1.1    dante {
    630  1.1    dante 	struct scsipi_link *sc_link = xs->sc_link;
    631  1.1    dante 	ASC_SOFTC      *sc = sc_link->adapter_softc;
    632  1.1    dante 	bus_dma_tag_t   dmat = sc->sc_dmat;
    633  1.1    dante 	ADV_CCB        *ccb;
    634  1.1    dante 	int             s, flags, error, nsegs;
    635  1.1    dante 	int             fromqueue = 1, dontqueue = 0;
    636  1.1    dante 
    637  1.1    dante 
    638  1.1    dante 	s = splbio();		/* protect the queue */
    639  1.1    dante 
    640  1.1    dante 	/*
    641  1.1    dante          * If we're running the queue from adv_done(), we've been
    642  1.1    dante          * called with the first queue entry as our argument.
    643  1.1    dante          */
    644  1.1    dante 	if (xs == sc->sc_queue.lh_first) {
    645  1.1    dante 		xs = adv_dequeue(sc);
    646  1.1    dante 		fromqueue = 1;
    647  1.1    dante 	} else {
    648  1.1    dante 
    649  1.1    dante 		/* Polled requests can't be queued for later. */
    650  1.1    dante 		dontqueue = xs->flags & SCSI_POLL;
    651  1.1    dante 
    652  1.1    dante 		/*
    653  1.1    dante                  * If there are jobs in the queue, run them first.
    654  1.1    dante                  */
    655  1.1    dante 		if (sc->sc_queue.lh_first != NULL) {
    656  1.1    dante 			/*
    657  1.1    dante                          * If we can't queue, we have to abort, since
    658  1.1    dante                          * we have to preserve order.
    659  1.1    dante                          */
    660  1.1    dante 			if (dontqueue) {
    661  1.1    dante 				splx(s);
    662  1.1    dante 				xs->error = XS_DRIVER_STUFFUP;
    663  1.1    dante 				return (TRY_AGAIN_LATER);
    664  1.1    dante 			}
    665  1.1    dante 			/*
    666  1.1    dante                          * Swap with the first queue entry.
    667  1.1    dante                          */
    668  1.1    dante 			adv_enqueue(sc, xs, 0);
    669  1.1    dante 			xs = adv_dequeue(sc);
    670  1.1    dante 			fromqueue = 1;
    671  1.1    dante 		}
    672  1.1    dante 	}
    673  1.1    dante 
    674  1.1    dante 
    675  1.1    dante 	/*
    676  1.1    dante          * get a ccb to use. If the transfer
    677  1.1    dante          * is from a buf (possibly from interrupt time)
    678  1.1    dante          * then we can't allow it to sleep
    679  1.1    dante          */
    680  1.1    dante 
    681  1.1    dante 	flags = xs->flags;
    682  1.1    dante 	if ((ccb = adv_get_ccb(sc, flags)) == NULL) {
    683  1.1    dante 		/*
    684  1.1    dante                  * If we can't queue, we lose.
    685  1.1    dante                  */
    686  1.1    dante 		if (dontqueue) {
    687  1.1    dante 			splx(s);
    688  1.1    dante 			xs->error = XS_DRIVER_STUFFUP;
    689  1.1    dante 			return (TRY_AGAIN_LATER);
    690  1.1    dante 		}
    691  1.1    dante 		/*
    692  1.1    dante                  * Stuff ourselves into the queue, in front
    693  1.1    dante                  * if we came off in the first place.
    694  1.1    dante                  */
    695  1.1    dante 		adv_enqueue(sc, xs, fromqueue);
    696  1.1    dante 		splx(s);
    697  1.1    dante 		return (SUCCESSFULLY_QUEUED);
    698  1.1    dante 	}
    699  1.1    dante 	splx(s);		/* done playing with the queue */
    700  1.1    dante 
    701  1.1    dante 	ccb->xs = xs;
    702  1.1    dante 	ccb->timeout = xs->timeout;
    703  1.1    dante 
    704  1.1    dante 	/*
    705  1.1    dante          * Build up the request
    706  1.1    dante          */
    707  1.1    dante 	memset(&ccb->scsiq, 0, sizeof(ASC_SCSI_Q));
    708  1.1    dante 
    709  1.1    dante 	ccb->scsiq.q2.ccb_ptr = (ulong) ccb;
    710  1.1    dante 
    711  1.1    dante 	ccb->scsiq.cdbptr = &xs->cmd->opcode;
    712  1.1    dante 	ccb->scsiq.q2.cdb_len = xs->cmdlen;
    713  1.1    dante 	ccb->scsiq.q1.target_id = ASC_TID_TO_TARGET_ID(sc_link->scsipi_scsi.target);
    714  1.1    dante 	ccb->scsiq.q1.target_lun = sc_link->scsipi_scsi.lun;
    715  1.1    dante 	ccb->scsiq.q2.target_ix = ASC_TIDLUN_TO_IX(sc_link->scsipi_scsi.target,
    716  1.1    dante 						   sc_link->scsipi_scsi.lun);
    717  1.1    dante 	ccb->scsiq.q1.sense_addr = sc->sc_dmamap_control->dm_segs[0].ds_addr +
    718  1.1    dante 		ADV_CCB_OFF(ccb) + offsetof(struct adv_ccb, scsi_sense);
    719  1.1    dante 	ccb->scsiq.q1.sense_len = sizeof(struct scsipi_sense_data);
    720  1.1    dante 
    721  1.1    dante 	/*
    722  1.1    dante          * If  there  are  any  outstanding  requests  for  the  current target,
    723  1.1    dante          * then  every  255th request  send an  ORDERED request.  This heuristic
    724  1.1    dante          * tries  to  retain  the  benefit  of request  sorting while preventing
    725  1.1    dante          * request starvation. 255 is the max number of tags or pending commands
    726  1.1    dante          * a device may have outstanding.
    727  1.1    dante          */
    728  1.1    dante 	sc->reqcnt[sc_link->scsipi_scsi.target]++;
    729  1.1    dante 	if ((sc->reqcnt[sc_link->scsipi_scsi.target] > 0) &&
    730  1.1    dante 	    (sc->reqcnt[sc_link->scsipi_scsi.target] % 255) == 0) {
    731  1.1    dante 		ccb->scsiq.q2.tag_code = M2_QTAG_MSG_ORDERED;
    732  1.1    dante 	} else {
    733  1.1    dante 		ccb->scsiq.q2.tag_code = M2_QTAG_MSG_SIMPLE;
    734  1.1    dante 	}
    735  1.1    dante 
    736  1.1    dante 
    737  1.1    dante 	if (xs->datalen) {
    738  1.1    dante 		/*
    739  1.1    dante                  * Map the DMA transfer.
    740  1.1    dante                  */
    741  1.1    dante #ifdef TFS
    742  1.1    dante 		if (flags & SCSI_DATA_UIO) {
    743  1.1    dante 			error = bus_dmamap_load_uio(dmat,
    744  1.1    dante 				  ccb->dmamap_xfer, (struct uio *) xs->data,
    745  1.1    dante 						    (flags & SCSI_NOSLEEP) ? BUS_DMA_NOWAIT : BUS_DMA_WAITOK);
    746  1.1    dante 		} else
    747  1.1    dante #endif				/* TFS */
    748  1.1    dante 		{
    749  1.1    dante 			error = bus_dmamap_load(dmat,
    750  1.1    dante 			      ccb->dmamap_xfer, xs->data, xs->datalen, NULL,
    751  1.1    dante 						(flags & SCSI_NOSLEEP) ? BUS_DMA_NOWAIT : BUS_DMA_WAITOK);
    752  1.1    dante 		}
    753  1.1    dante 
    754  1.1    dante 		if (error) {
    755  1.1    dante 			if (error == EFBIG) {
    756  1.1    dante 				printf("%s: adv_scsi_cmd, more than %d dma"
    757  1.1    dante 				       " segments\n",
    758  1.1    dante 				       sc->sc_dev.dv_xname, ASC_MAX_SG_LIST);
    759  1.1    dante 			} else {
    760  1.1    dante 				printf("%s: adv_scsi_cmd, error %d loading"
    761  1.1    dante 				       " dma map\n",
    762  1.1    dante 				       sc->sc_dev.dv_xname, error);
    763  1.1    dante 			}
    764  1.1    dante 
    765  1.1    dante 			xs->error = XS_DRIVER_STUFFUP;
    766  1.1    dante 			adv_free_ccb(sc, ccb);
    767  1.1    dante 			return (COMPLETE);
    768  1.1    dante 		}
    769  1.1    dante 		bus_dmamap_sync(dmat, ccb->dmamap_xfer, 0,
    770  1.1    dante 				ccb->dmamap_xfer->dm_mapsize,
    771  1.1    dante 			      (flags & SCSI_DATA_IN) ? BUS_DMASYNC_PREREAD :
    772  1.1    dante 				BUS_DMASYNC_PREWRITE);
    773  1.1    dante 
    774  1.1    dante 
    775  1.1    dante 		memset(&ccb->sghead, 0, sizeof(ASC_SG_HEAD));
    776  1.1    dante 
    777  1.1    dante 		for (nsegs = 0; nsegs < ccb->dmamap_xfer->dm_nsegs; nsegs++) {
    778  1.1    dante 
    779  1.1    dante 			ccb->sghead.sg_list[nsegs].addr =
    780  1.1    dante 				ccb->dmamap_xfer->dm_segs[nsegs].ds_addr;
    781  1.1    dante 			ccb->sghead.sg_list[nsegs].bytes =
    782  1.1    dante 				ccb->dmamap_xfer->dm_segs[nsegs].ds_len;
    783  1.1    dante 		}
    784  1.1    dante 
    785  1.1    dante 		ccb->sghead.entry_cnt = ccb->scsiq.q1.sg_queue_cnt =
    786  1.1    dante 			ccb->dmamap_xfer->dm_nsegs;
    787  1.1    dante 
    788  1.1    dante 		ccb->scsiq.q1.cntl |= ASC_QC_SG_HEAD;
    789  1.1    dante 		ccb->scsiq.sg_head = &ccb->sghead;
    790  1.1    dante 		ccb->scsiq.q1.data_addr = 0;
    791  1.1    dante 		ccb->scsiq.q1.data_cnt = 0;
    792  1.1    dante 	} else {
    793  1.1    dante 		/*
    794  1.1    dante                  * No data xfer, use non S/G values.
    795  1.1    dante                  */
    796  1.1    dante 		ccb->scsiq.q1.data_addr = 0;
    797  1.1    dante 		ccb->scsiq.q1.data_cnt = 0;
    798  1.1    dante 	}
    799  1.1    dante 
    800  1.6    dante #ifdef ASC_DEBUG
    801  1.6    dante 	printf("id = %d, lun = %d, cmd = %d, ccb = 0x%lX \n",
    802  1.6    dante 			sc_link->scsipi_scsi.target,
    803  1.6    dante 			sc_link->scsipi_scsi.lun, xs->cmd->opcode,
    804  1.6    dante 			(unsigned long)ccb);
    805  1.6    dante #endif
    806  1.1    dante 	s = splbio();
    807  1.1    dante 	adv_queue_ccb(sc, ccb);
    808  1.1    dante 	splx(s);
    809  1.1    dante 
    810  1.1    dante 	/*
    811  1.1    dante          * Usually return SUCCESSFULLY QUEUED
    812  1.1    dante          */
    813  1.1    dante 	if ((flags & SCSI_POLL) == 0)
    814  1.1    dante 		return (SUCCESSFULLY_QUEUED);
    815  1.1    dante 
    816  1.1    dante 	/*
    817  1.1    dante          * If we can't use interrupts, poll on completion
    818  1.1    dante          */
    819  1.1    dante 	if (adv_poll(sc, xs, ccb->timeout)) {
    820  1.1    dante 		adv_timeout(ccb);
    821  1.1    dante 		if (adv_poll(sc, xs, ccb->timeout))
    822  1.1    dante 			adv_timeout(ccb);
    823  1.1    dante 	}
    824  1.1    dante 	return (COMPLETE);
    825  1.1    dante }
    826  1.1    dante 
    827  1.1    dante 
    828  1.1    dante int
    829  1.1    dante adv_intr(arg)
    830  1.1    dante 	void           *arg;
    831  1.1    dante {
    832  1.1    dante 	ASC_SOFTC      *sc = arg;
    833  1.1    dante 	struct scsipi_xfer *xs;
    834  1.1    dante 
    835  1.6    dante #ifdef ASC_DEBUG
    836  1.6    dante 	int int_pend = FALSE;
    837  1.6    dante 
    838  1.6    dante 	if(ASC_IS_INT_PENDING(sc->sc_iot, sc->sc_ioh))
    839  1.6    dante 	{
    840  1.6    dante 		int_pend = TRUE;
    841  1.6    dante 		printf("ISR - ");
    842  1.6    dante 	}
    843  1.6    dante #endif
    844  1.4    dante 	AscISR(sc);
    845  1.6    dante #ifdef ASC_DEBUG
    846  1.6    dante 	if(int_pend)
    847  1.6    dante 		printf("\n");
    848  1.6    dante #endif
    849  1.1    dante 
    850  1.1    dante 	/*
    851  1.1    dante          * If there are queue entries in the software queue, try to
    852  1.1    dante          * run the first one.  We should be more or less guaranteed
    853  1.1    dante          * to succeed, since we just freed a CCB.
    854  1.1    dante          *
    855  1.1    dante          * NOTE: adv_scsi_cmd() relies on our calling it with
    856  1.1    dante          * the first entry in the queue.
    857  1.1    dante          */
    858  1.1    dante 	if ((xs = sc->sc_queue.lh_first) != NULL)
    859  1.1    dante 		(void) adv_scsi_cmd(xs);
    860  1.1    dante 
    861  1.1    dante 	return (1);
    862  1.1    dante }
    863  1.1    dante 
    864  1.1    dante 
    865  1.1    dante /*
    866  1.1    dante  * Poll a particular unit, looking for a particular xs
    867  1.1    dante  */
    868  1.1    dante static int
    869  1.1    dante adv_poll(sc, xs, count)
    870  1.1    dante 	ASC_SOFTC      *sc;
    871  1.1    dante 	struct scsipi_xfer *xs;
    872  1.1    dante 	int             count;
    873  1.1    dante {
    874  1.1    dante 
    875  1.1    dante 	/* timeouts are in msec, so we loop in 1000 usec cycles */
    876  1.1    dante 	while (count) {
    877  1.1    dante 		adv_intr(sc);
    878  1.1    dante 		if (xs->flags & ITSDONE)
    879  1.1    dante 			return (0);
    880  1.1    dante 		delay(1000);	/* only happens in boot so ok */
    881  1.1    dante 		count--;
    882  1.1    dante 	}
    883  1.1    dante 	return (1);
    884  1.1    dante }
    885  1.1    dante 
    886  1.1    dante 
    887  1.1    dante static void
    888  1.1    dante adv_timeout(arg)
    889  1.1    dante 	void           *arg;
    890  1.1    dante {
    891  1.1    dante 	ADV_CCB        *ccb = arg;
    892  1.1    dante 	struct scsipi_xfer *xs = ccb->xs;
    893  1.1    dante 	struct scsipi_link *sc_link = xs->sc_link;
    894  1.1    dante 	ASC_SOFTC      *sc = sc_link->adapter_softc;
    895  1.1    dante 	int             s;
    896  1.1    dante 
    897  1.1    dante 	scsi_print_addr(sc_link);
    898  1.1    dante 	printf("timed out");
    899  1.1    dante 
    900  1.1    dante 	s = splbio();
    901  1.1    dante 
    902  1.1    dante 	/*
    903  1.1    dante          * If it has been through before, then a previous abort has failed,
    904  1.1    dante          * don't try abort again, reset the bus instead.
    905  1.1    dante          */
    906  1.1    dante 	if (ccb->flags & CCB_ABORT) {
    907  1.1    dante 		/* abort timed out */
    908  1.1    dante 		printf(" AGAIN. Resetting Bus\n");
    909  1.1    dante 		/* Lets try resetting the bus! */
    910  1.1    dante 		if (AscResetBus(sc) == ASC_ERROR) {
    911  1.1    dante 			ccb->timeout = sc->scsi_reset_wait;
    912  1.1    dante 			adv_queue_ccb(sc, ccb);
    913  1.1    dante 		}
    914  1.1    dante 	} else {
    915  1.1    dante 		/* abort the operation that has timed out */
    916  1.1    dante 		printf("\n");
    917  1.1    dante 		AscAbortCCB(sc, (u_int32_t) ccb);
    918  1.1    dante 		ccb->xs->error = XS_TIMEOUT;
    919  1.1    dante 		ccb->timeout = ADV_ABORT_TIMEOUT;
    920  1.1    dante 		ccb->flags |= CCB_ABORT;
    921  1.1    dante 		adv_queue_ccb(sc, ccb);
    922  1.1    dante 	}
    923  1.1    dante 
    924  1.1    dante 	splx(s);
    925  1.1    dante }
    926  1.1    dante 
    927  1.1    dante 
    928  1.1    dante static void
    929  1.1    dante adv_watchdog(arg)
    930  1.1    dante 	void           *arg;
    931  1.1    dante {
    932  1.1    dante 	ADV_CCB        *ccb = arg;
    933  1.1    dante 	struct scsipi_xfer *xs = ccb->xs;
    934  1.1    dante 	struct scsipi_link *sc_link = xs->sc_link;
    935  1.1    dante 	ASC_SOFTC      *sc = sc_link->adapter_softc;
    936  1.1    dante 	int             s;
    937  1.1    dante 
    938  1.1    dante 	s = splbio();
    939  1.1    dante 
    940  1.1    dante 	ccb->flags &= ~CCB_WATCHDOG;
    941  1.1    dante 	adv_start_ccbs(sc);
    942  1.1    dante 
    943  1.1    dante 	splx(s);
    944  1.1    dante }
    945  1.1    dante 
    946  1.1    dante 
    947  1.1    dante /******************************************************************************/
    948  1.1    dante /*                  NARROW and WIDE boards Interrupt callbacks                */
    949  1.1    dante /******************************************************************************/
    950  1.1    dante 
    951  1.1    dante 
    952  1.1    dante /*
    953  1.1    dante  * adv_narrow_isr_callback() - Second Level Interrupt Handler called by AscISR()
    954  1.1    dante  *
    955  1.1    dante  * Interrupt callback function for the Narrow SCSI Asc Library.
    956  1.1    dante  */
    957  1.1    dante static void
    958  1.1    dante adv_narrow_isr_callback(sc, qdonep)
    959  1.1    dante 	ASC_SOFTC      *sc;
    960  1.1    dante 	ASC_QDONE_INFO *qdonep;
    961  1.1    dante {
    962  1.1    dante 	bus_dma_tag_t   dmat = sc->sc_dmat;
    963  1.1    dante 	ADV_CCB        *ccb = (ADV_CCB *) qdonep->d2.ccb_ptr;
    964  1.1    dante 	struct scsipi_xfer *xs = ccb->xs;
    965  1.1    dante 	struct scsipi_sense_data *s1, *s2;
    966  1.1    dante 
    967  1.1    dante 
    968  1.6    dante #ifdef ASC_DEBUG
    969  1.6    dante 	printf(" - ccb=0x%lx, id=%d, lun=%d, cmd=%d, ",
    970  1.6    dante 			(unsigned long)ccb,
    971  1.6    dante 			xs->sc_link->scsipi_scsi.target,
    972  1.6    dante 			xs->sc_link->scsipi_scsi.lun, xs->cmd->opcode);
    973  1.6    dante #endif
    974  1.1    dante 	untimeout(adv_timeout, ccb);
    975  1.1    dante 
    976  1.1    dante 	/*
    977  1.1    dante          * If we were a data transfer, unload the map that described
    978  1.1    dante          * the data buffer.
    979  1.1    dante          */
    980  1.1    dante 	if (xs->datalen) {
    981  1.1    dante 		bus_dmamap_sync(dmat, ccb->dmamap_xfer, 0,
    982  1.1    dante 				ccb->dmamap_xfer->dm_mapsize,
    983  1.1    dante 			 (xs->flags & SCSI_DATA_IN) ? BUS_DMASYNC_POSTREAD :
    984  1.1    dante 				BUS_DMASYNC_POSTWRITE);
    985  1.1    dante 		bus_dmamap_unload(dmat, ccb->dmamap_xfer);
    986  1.1    dante 	}
    987  1.1    dante 	if ((ccb->flags & CCB_ALLOC) == 0) {
    988  1.1    dante 		printf("%s: exiting ccb not allocated!\n", sc->sc_dev.dv_xname);
    989  1.1    dante 		Debugger();
    990  1.1    dante 		return;
    991  1.1    dante 	}
    992  1.1    dante 	/*
    993  1.1    dante          * 'qdonep' contains the command's ending status.
    994  1.1    dante          */
    995  1.6    dante #ifdef ASC_DEBUG
    996  1.6    dante 	printf("d_s=%d, h_s=%d", qdonep->d3.done_stat, qdonep->d3.host_stat);
    997  1.6    dante #endif
    998  1.1    dante 	switch (qdonep->d3.done_stat) {
    999  1.1    dante 	case ASC_QD_NO_ERROR:
   1000  1.1    dante 		switch (qdonep->d3.host_stat) {
   1001  1.1    dante 		case ASC_QHSTA_NO_ERROR:
   1002  1.1    dante 			xs->error = XS_NOERROR;
   1003  1.1    dante 			xs->resid = 0;
   1004  1.1    dante 			break;
   1005  1.1    dante 
   1006  1.1    dante 		default:
   1007  1.1    dante 			/* QHSTA error occurred */
   1008  1.1    dante 			xs->error = XS_DRIVER_STUFFUP;
   1009  1.1    dante 			break;
   1010  1.1    dante 		}
   1011  1.1    dante 
   1012  1.1    dante 		/*
   1013  1.1    dante                  * If an INQUIRY command completed successfully, then call
   1014  1.1    dante                  * the AscInquiryHandling() function to patch bugged boards.
   1015  1.1    dante                  */
   1016  1.1    dante 		if ((xs->cmd->opcode == SCSICMD_Inquiry) &&
   1017  1.1    dante 		    (xs->sc_link->scsipi_scsi.lun == 0) &&
   1018  1.1    dante 		    (xs->datalen - qdonep->remain_bytes) >= 8) {
   1019  1.1    dante 			AscInquiryHandling(sc,
   1020  1.1    dante 				      xs->sc_link->scsipi_scsi.target & 0x7,
   1021  1.1    dante 					   (ASC_SCSI_INQUIRY *) xs->data);
   1022  1.1    dante 		}
   1023  1.1    dante 		break;
   1024  1.1    dante 
   1025  1.1    dante 	case ASC_QD_WITH_ERROR:
   1026  1.1    dante 		switch (qdonep->d3.host_stat) {
   1027  1.1    dante 		case ASC_QHSTA_NO_ERROR:
   1028  1.1    dante 			if (qdonep->d3.scsi_stat == SS_CHK_CONDITION) {
   1029  1.1    dante 				s1 = &ccb->scsi_sense;
   1030  1.1    dante 				s2 = &xs->sense.scsi_sense;
   1031  1.1    dante 				*s2 = *s1;
   1032  1.1    dante 				xs->error = XS_SENSE;
   1033  1.4    dante 			} else {
   1034  1.1    dante 				xs->error = XS_DRIVER_STUFFUP;
   1035  1.4    dante 			}
   1036  1.1    dante 			break;
   1037  1.1    dante 
   1038  1.1    dante 		default:
   1039  1.1    dante 			/* QHSTA error occurred */
   1040  1.1    dante 			xs->error = XS_DRIVER_STUFFUP;
   1041  1.1    dante 			break;
   1042  1.1    dante 		}
   1043  1.1    dante 		break;
   1044  1.1    dante 
   1045  1.1    dante 	case ASC_QD_ABORTED_BY_HOST:
   1046  1.1    dante 	default:
   1047  1.1    dante 		xs->error = XS_DRIVER_STUFFUP;
   1048  1.1    dante 		break;
   1049  1.1    dante 	}
   1050  1.1    dante 
   1051  1.1    dante 
   1052  1.1    dante 	adv_free_ccb(sc, ccb);
   1053  1.1    dante 	xs->flags |= ITSDONE;
   1054  1.1    dante 	scsipi_done(xs);
   1055  1.1    dante }
   1056