Home | History | Annotate | Line # | Download | only in ic
anreg.h revision 1.11
      1  1.11   dyoung /*	$NetBSD: anreg.h,v 1.11 2005/01/15 11:01:46 dyoung Exp $	*/
      2   1.1     onoe /*
      3   1.1     onoe  * Copyright (c) 1997, 1998, 1999
      4   1.1     onoe  *	Bill Paul <wpaul (at) ctr.columbia.edu>.  All rights reserved.
      5   1.1     onoe  *
      6   1.1     onoe  * Redistribution and use in source and binary forms, with or without
      7   1.1     onoe  * modification, are permitted provided that the following conditions
      8   1.1     onoe  * are met:
      9   1.1     onoe  * 1. Redistributions of source code must retain the above copyright
     10   1.1     onoe  *    notice, this list of conditions and the following disclaimer.
     11   1.1     onoe  * 2. Redistributions in binary form must reproduce the above copyright
     12   1.1     onoe  *    notice, this list of conditions and the following disclaimer in the
     13   1.1     onoe  *    documentation and/or other materials provided with the distribution.
     14   1.1     onoe  * 3. All advertising materials mentioning features or use of this software
     15   1.1     onoe  *    must display the following acknowledgement:
     16   1.1     onoe  *	This product includes software developed by Bill Paul.
     17   1.1     onoe  * 4. Neither the name of the author nor the names of any co-contributors
     18   1.1     onoe  *    may be used to endorse or promote products derived from this software
     19   1.1     onoe  *    without specific prior written permission.
     20   1.1     onoe  *
     21   1.1     onoe  * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
     22   1.1     onoe  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     23   1.1     onoe  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     24   1.1     onoe  * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
     25   1.1     onoe  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     26   1.1     onoe  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     27   1.1     onoe  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     28   1.1     onoe  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     29   1.1     onoe  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     30   1.1     onoe  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
     31   1.1     onoe  * THE POSSIBILITY OF SUCH DAMAGE.
     32   1.1     onoe  *
     33   1.1     onoe  * $FreeBSD: src/sys/dev/an/if_anreg.h,v 1.3 2000/11/13 23:04:12 wpaul Exp $
     34   1.1     onoe  */
     35   1.1     onoe 
     36   1.3     onoe #ifndef _DEV_IC_ANREG_H
     37   1.3     onoe #define	_DEV_IC_ANREG_H
     38   1.1     onoe 
     39   1.1     onoe /*
     40   1.1     onoe  * Size of Aironet I/O space.
     41   1.1     onoe  */
     42   1.1     onoe #define AN_IOSIZ		0x40
     43   1.1     onoe 
     44   1.1     onoe /*
     45   1.1     onoe  * Hermes register definitions and what little I know about them.
     46   1.1     onoe  */
     47   1.1     onoe 
     48   1.1     onoe /* Hermes command/status registers. */
     49   1.1     onoe #define AN_COMMAND		0x00
     50   1.1     onoe #define AN_PARAM0		0x02
     51   1.1     onoe #define AN_PARAM1		0x04
     52   1.1     onoe #define AN_PARAM2		0x06
     53   1.1     onoe #define AN_STATUS		0x08
     54   1.1     onoe #define AN_RESP0		0x0A
     55   1.1     onoe #define AN_RESP1		0x0C
     56   1.1     onoe #define AN_RESP2		0x0E
     57   1.1     onoe #define AN_LINKSTAT		0x10
     58   1.1     onoe 
     59   1.1     onoe /* Command register */
     60   1.1     onoe #define AN_CMD_BUSY		0x8000 /* busy bit */
     61   1.1     onoe #define AN_CMD_NO_ACK		0x0080 /* don't acknowledge command */
     62   1.1     onoe #define AN_CMD_CODE_MASK	0x003F
     63   1.1     onoe #define AN_CMD_QUAL_MASK	0x7F00
     64   1.1     onoe 
     65   1.1     onoe /* Command codes */
     66   1.1     onoe #define AN_CMD_NOOP		0x0000 /* no-op */
     67   1.1     onoe #define AN_CMD_ENABLE		0x0001 /* enable */
     68   1.1     onoe #define AN_CMD_DISABLE		0x0002 /* disable */
     69   1.1     onoe #define AN_CMD_FORCE_SYNCLOSS	0x0003 /* force loss of sync */
     70   1.1     onoe #define AN_CMD_FW_RESTART	0x0004 /* firmware resrart */
     71   1.1     onoe #define AN_CMD_HOST_SLEEP	0x0005
     72   1.1     onoe #define AN_CMD_MAGIC_PKT	0x0006
     73   1.1     onoe #define AN_CMD_READCFG		0x0008
     74   1.7     onoe #define AN_CMD_SET_MODE		0x0009
     75   1.1     onoe #define AN_CMD_ALLOC_MEM	0x000A /* allocate NIC memory */
     76   1.1     onoe #define AN_CMD_TX		0x000B /* transmit */
     77   1.1     onoe #define AN_CMD_DEALLOC_MEM	0x000C
     78   1.1     onoe #define AN_CMD_NOOP2		0x0010
     79   1.1     onoe #define AN_CMD_ACCESS		0x0021
     80   1.1     onoe #define AN_CMD_ALLOC_BUF	0x0028
     81   1.1     onoe #define AN_CMD_PSP_NODES	0x0030
     82   1.1     onoe #define AN_CMD_SET_PHYREG	0x003E
     83   1.1     onoe #define AN_CMD_TX_TEST		0x003F
     84   1.1     onoe #define AN_CMD_SLEEP		0x0085
     85   1.1     onoe #define AN_CMD_SAVECFG		0x0108
     86   1.1     onoe 
     87   1.1     onoe /*
     88   1.1     onoe  * Reclaim qualifier bit, applicable to the
     89   1.1     onoe  * TX command.
     90   1.1     onoe  */
     91   1.1     onoe #define AN_RECLAIM		0x0100 /* reclaim NIC memory */
     92   1.1     onoe 
     93   1.1     onoe /*
     94   1.1     onoe  * ACCESS command qualifier bits.
     95   1.1     onoe  */
     96   1.1     onoe #define AN_ACCESS_READ		0x0000
     97   1.1     onoe #define AN_ACCESS_WRITE		0x0100
     98   1.1     onoe 
     99   1.1     onoe /*
    100   1.1     onoe  * PROGRAM command qualifier bits.
    101   1.1     onoe  */
    102   1.1     onoe #define AN_PROGRAM_DISABLE	0x0000
    103   1.1     onoe #define AN_PROGRAM_ENABLE_RAM	0x0100
    104   1.1     onoe #define AN_PROGRAM_ENABLE_NVRAM	0x0200
    105   1.1     onoe #define AN_PROGRAM_NVRAM	0x0300
    106   1.1     onoe 
    107   1.1     onoe /* Status register values */
    108   1.1     onoe #define AN_STAT_CMD_CODE	0x003F
    109   1.1     onoe #define AN_STAT_CMD_RESULT	0x7F00
    110   1.1     onoe 
    111   1.1     onoe /* Linkstat register */
    112   1.1     onoe #define AN_LINKSTAT_ASSOCIATED		0x0400
    113   1.1     onoe #define AN_LINKSTAT_AUTHFAIL		0x0300
    114   1.1     onoe #define AN_LINKSTAT_ASSOC_FAIL		0x8400
    115   1.1     onoe #define AN_LINKSTAT_DISASSOC		0x8200
    116   1.1     onoe #define AN_LINKSTAT_DEAUTH		0x8100
    117   1.1     onoe #define AN_LINKSTAT_SYNCLOST_TSF	0x8004
    118   1.1     onoe #define AN_LINKSTAT_SYNCLOST_HOSTREQ	0x8003
    119   1.1     onoe #define AN_LINKSTAT_SYNCLOST_AVGRETRY	0x8002
    120   1.1     onoe #define AN_LINKSTAT_SYNCLOST_MAXRETRY	0x8001
    121   1.1     onoe #define AN_LINKSTAT_SYNCLOST_MISSBEACON	0x8000
    122   1.1     onoe 
    123   1.1     onoe /* memory handle management registers */
    124   1.1     onoe #define AN_RX_FID		0x20
    125   1.1     onoe #define AN_ALLOC_FID		0x22
    126   1.1     onoe #define AN_TX_CMP_FID		0x24
    127   1.1     onoe 
    128   1.1     onoe /*
    129   1.1     onoe  * Buffer Access Path (BAP) registers.
    130   1.1     onoe  * These are I/O channels. I believe you can use each one for
    131   1.1     onoe  * any desired purpose independently of the other. In general
    132   1.1     onoe  * though, we use BAP1 for reading and writing LTV records and
    133   1.1     onoe  * reading received data frames, and BAP0 for writing transmit
    134   1.1     onoe  * frames. This is a convention though, not a rule.
    135   1.1     onoe  */
    136   1.1     onoe #define AN_SEL0			0x18
    137   1.1     onoe #define AN_SEL1			0x1A
    138   1.1     onoe #define AN_OFF0			0x1C
    139   1.1     onoe #define AN_OFF1			0x1E
    140   1.1     onoe #define AN_DATA0		0x36
    141   1.1     onoe #define AN_DATA1		0x38
    142   1.1     onoe #define AN_BAP0			AN_DATA0
    143   1.1     onoe #define AN_BAP1			AN_DATA1
    144   1.1     onoe 
    145   1.1     onoe #define AN_OFF_BUSY		0x8000
    146   1.1     onoe #define AN_OFF_ERR		0x4000
    147   1.1     onoe #define AN_OFF_DONE		0x2000
    148   1.1     onoe #define AN_OFF_DATAOFF		0x0FFF
    149   1.1     onoe 
    150   1.1     onoe /* Event registers */
    151   1.1     onoe #define AN_EVENT_STAT		0x30	/* Event status */
    152   1.1     onoe #define AN_INT_EN		0x32	/* Interrupt enable/disable */
    153   1.1     onoe #define AN_EVENT_ACK		0x34	/* Ack event */
    154   1.1     onoe 
    155   1.1     onoe /* Events */
    156   1.1     onoe #define AN_EV_CLR_STUCK_BUSY	0x4000	/* clear stuck busy bit */
    157   1.1     onoe #define AN_EV_WAKEREQUEST	0x2000	/* awaken from PSP mode */
    158  1.10     onoe #define AN_EV_MIC		0x1000	/* Message Integrity Check*/
    159  1.10     onoe #define AN_EV_TX_CPY		0x0400
    160   1.1     onoe #define AN_EV_AWAKE		0x0100	/* station woke up from PSP mode*/
    161   1.1     onoe #define AN_EV_LINKSTAT		0x0080	/* link status available */
    162   1.1     onoe #define AN_EV_CMD		0x0010	/* command completed */
    163   1.1     onoe #define AN_EV_ALLOC		0x0008	/* async alloc/reclaim completed */
    164   1.1     onoe #define AN_EV_TX_EXC		0x0004	/* async xmit completed with failure */
    165   1.9      wiz #define AN_EV_TX		0x0002	/* async xmit completed successfully */
    166   1.1     onoe #define AN_EV_RX		0x0001	/* async rx completed */
    167   1.1     onoe 
    168   1.1     onoe /* Host software registers */
    169   1.1     onoe #define AN_SW0			0x28
    170   1.1     onoe #define AN_SW1			0x2A
    171   1.1     onoe #define AN_SW2			0x2C
    172   1.1     onoe #define AN_SW3			0x2E
    173   1.1     onoe 
    174   1.1     onoe #define AN_CNTL			0x14
    175   1.1     onoe 
    176   1.1     onoe #define AN_CNTL_AUX_ENA		0xC000
    177   1.1     onoe #define AN_CNTL_AUX_ENA_STAT	0xC000
    178   1.1     onoe #define AN_CNTL_AUX_DIS_STAT	0x0000
    179   1.1     onoe #define AN_CNTL_AUX_ENA_CNTL	0x8000
    180   1.1     onoe #define AN_CNTL_AUX_DIS_CNTL	0x4000
    181   1.1     onoe 
    182   1.1     onoe #define AN_AUX_PAGE		0x3A
    183   1.1     onoe #define AN_AUX_OFFSET		0x3C
    184   1.1     onoe #define AN_AUX_DATA		0x3E
    185   1.1     onoe 
    186   1.1     onoe /*
    187   1.1     onoe  * General configuration information.
    188   1.1     onoe  */
    189   1.1     onoe #define AN_RID_GENCONFIG	0xFF10
    190  1.10     onoe struct an_rid_genconfig {
    191   1.1     onoe 	/* General configuration. */
    192   1.1     onoe 	u_int16_t		an_opmode;		/* 0x02 */
    193   1.1     onoe 	u_int16_t		an_rxmode;		/* 0x04 */
    194   1.1     onoe 	u_int16_t		an_fragthresh;		/* 0x06 */
    195   1.1     onoe 	u_int16_t		an_rtsthresh;		/* 0x08 */
    196   1.1     onoe 	u_int8_t		an_macaddr[6];		/* 0x0A */
    197   1.1     onoe 	u_int8_t		an_rates[8];		/* 0x10 */
    198   1.1     onoe 	u_int16_t		an_shortretry_limit;	/* 0x18 */
    199   1.1     onoe 	u_int16_t		an_longretry_limit;	/* 0x1A */
    200   1.1     onoe 	u_int16_t		an_tx_msdu_lifetime;	/* 0x1C */
    201   1.1     onoe 	u_int16_t		an_rx_msdu_lifetime;	/* 0x1E */
    202   1.1     onoe 	u_int16_t		an_stationary;		/* 0x20 */
    203   1.1     onoe 	u_int16_t		an_ordering;		/* 0x22 */
    204   1.1     onoe 	u_int16_t		an_devtype;		/* 0x24 */
    205   1.1     onoe 	u_int16_t		an_rsvd0[5];		/* 0x26 */
    206   1.1     onoe 	/* Scanning associating. */
    207   1.1     onoe 	u_int16_t		an_scanmode;		/* 0x30 */
    208   1.1     onoe 	u_int16_t		an_probedelay;		/* 0x32 */
    209   1.1     onoe 	u_int16_t		an_probe_energy_timeout;/* 0x34 */
    210   1.1     onoe 	u_int16_t		an_probe_response_timeout;/*0x36 */
    211   1.1     onoe 	u_int16_t		an_beacon_listen_timeout;/*0x38 */
    212   1.1     onoe 	u_int16_t		an_ibss_join_net_timeout;/*0x3A */
    213   1.1     onoe 	u_int16_t		an_auth_timeout;	/* 0x3C */
    214   1.1     onoe 	u_int16_t		an_authtype;		/* 0x3E */
    215   1.1     onoe 	u_int16_t		an_assoc_timeout;	/* 0x40 */
    216   1.1     onoe 	u_int16_t		an_specified_ap_timeout;/* 0x42 */
    217   1.1     onoe 	u_int16_t		an_offline_scan_interval;/*0x44 */
    218   1.1     onoe 	u_int16_t		an_offline_scan_duration;/*0x46 */
    219   1.1     onoe 	u_int16_t		an_link_loss_delay;	/* 0x48 */
    220   1.1     onoe 	u_int16_t		an_max_beacon_lost_time;/* 0x4A */
    221   1.1     onoe 	u_int16_t		an_refresh_interval;	/* 0x4C */
    222   1.1     onoe 	u_int16_t		an_rsvd1;		/* 0x4E */
    223   1.1     onoe 	/* Power save operation */
    224   1.1     onoe 	u_int16_t		an_psave_mode;		/* 0x50 */
    225   1.1     onoe 	u_int16_t		an_sleep_for_dtims;	/* 0x52 */
    226   1.1     onoe 	u_int16_t		an_listen_interval;	/* 0x54 */
    227   1.1     onoe 	u_int16_t		an_fast_listen_interval;/* 0x56 */
    228   1.1     onoe 	u_int16_t		an_listen_decay;	/* 0x58 */
    229   1.1     onoe 	u_int16_t		an_fast_listen_decay;	/* 0x5A */
    230   1.1     onoe 	u_int16_t		an_rsvd2[2];		/* 0x5C */
    231   1.1     onoe 	/* Ad-hoc (or AP) operation. */
    232   1.1     onoe 	u_int16_t		an_beacon_period;	/* 0x60 */
    233   1.1     onoe 	u_int16_t		an_atim_duration;	/* 0x62 */
    234   1.1     onoe 	u_int16_t		an_rsvd3;		/* 0x64 */
    235   1.1     onoe 	u_int16_t		an_ds_channel;		/* 0x66 */
    236   1.1     onoe 	u_int16_t		an_rsvd4;		/* 0x68 */
    237   1.1     onoe 	u_int16_t		an_dtim_period;		/* 0x6A */
    238   1.1     onoe 	u_int16_t		an_rsvd5[2];		/* 0x6C */
    239   1.1     onoe 	/* Radio operation. */
    240   1.1     onoe 	u_int16_t		an_radiotype;		/* 0x70 */
    241   1.1     onoe 	u_int16_t		an_diversity;		/* 0x72 */
    242   1.1     onoe 	u_int16_t		an_tx_power;		/* 0x74 */
    243   1.1     onoe 	u_int16_t		an_rss_thresh;		/* 0x76 */
    244   1.1     onoe 	u_int16_t		an_modulation_type;	/* 0x78 */
    245   1.1     onoe 	u_int16_t		an_short_preamble;	/* 0x7A */
    246   1.1     onoe 	u_int16_t		an_home_product;	/* 0x7C */
    247   1.1     onoe 	u_int16_t		an_rsvd6;		/* 0x7E */
    248   1.1     onoe 	/* Aironet extensions. */
    249   1.1     onoe 	u_int8_t		an_nodename[16];	/* 0x80 */
    250   1.1     onoe 	u_int16_t		an_arl_thresh;		/* 0x90 */
    251   1.1     onoe 	u_int16_t		an_arl_decay;		/* 0x92 */
    252   1.1     onoe 	u_int16_t		an_arl_delay;		/* 0x94 */
    253   1.1     onoe 	u_int8_t		an_rsvd7;		/* 0x96 */
    254   1.1     onoe 	u_int8_t		an_rsvd8;		/* 0x97 */
    255   1.1     onoe 	u_int8_t		an_magic_packet_action;	/* 0x98 */
    256   1.1     onoe 	u_int8_t		an_magic_packet_ctl;	/* 0x99 */
    257   1.1     onoe 	u_int16_t		an_rsvd9;
    258  1.11   dyoung 	u_int16_t               an_spare[24];
    259  1.10     onoe } __attribute__((__packed__));
    260   1.1     onoe 
    261   1.1     onoe #define AN_OPMODE_IBSS_ADHOC			0x0000
    262   1.1     onoe #define AN_OPMODE_INFRASTRUCTURE_STATION	0x0001
    263   1.1     onoe #define AN_OPMODE_AP				0x0002
    264   1.1     onoe #define AN_OPMODE_AP_REPEATER			0x0003
    265   1.1     onoe #define AN_OPMODE_UNMODIFIED_PAYLOAD		0x0100
    266   1.1     onoe #define AN_OPMODE_AIRONET_EXTENSIONS		0x0200
    267   1.1     onoe #define AN_OPMODE_AP_EXTENSIONS			0x0400
    268  1.10     onoe #define	AN_OPMODE_ANTENNA_ALIGN			0x0800
    269  1.10     onoe #define	AN_OPMODE_ETHER_LLC			0x1000
    270  1.10     onoe #define	AN_OPMODE_LEAF_NODE			0x2000
    271  1.10     onoe #define	AN_OPMODE_CF_POLLABLE			0x4000
    272  1.10     onoe #define	AN_OPMODE_MIC				0x8000
    273   1.1     onoe 
    274   1.1     onoe #define AN_RXMODE_BC_MC_ADDR			0x0000
    275   1.1     onoe #define AN_RXMODE_BC_ADDR			0x0001
    276   1.1     onoe #define AN_RXMODE_ADDR				0x0002
    277   1.1     onoe #define AN_RXMODE_80211_MONITOR_CURBSS		0x0003
    278   1.1     onoe #define AN_RXMODE_80211_MONITOR_ANYBSS		0x0004
    279   1.1     onoe #define AN_RXMODE_LAN_MONITOR_CURBSS		0x0005
    280   1.1     onoe #define AN_RXMODE_NO_8023_HEADER		0x0100
    281  1.10     onoe #define AN_RXMODE_NORMALIZED_RSSI		0x0200
    282   1.1     onoe 
    283   1.1     onoe #define AN_RATE_1MBPS				0x0002
    284   1.1     onoe #define AN_RATE_2MBPS				0x0004
    285   1.1     onoe #define AN_RATE_5_5MBPS				0x000B
    286   1.1     onoe #define AN_RATE_11MBPS				0x0016
    287   1.1     onoe 
    288   1.1     onoe #define AN_DEVTYPE_PC4500			0x0065
    289   1.1     onoe #define AN_DEVTYPE_PC4800			0x006D
    290   1.1     onoe 
    291   1.1     onoe #define AN_SCANMODE_ACTIVE			0x0000
    292   1.1     onoe #define AN_SCANMODE_PASSIVE			0x0001
    293   1.1     onoe #define AN_SCANMODE_AIRONET_ACTIVE		0x0002
    294   1.1     onoe 
    295   1.1     onoe #define AN_AUTHTYPE_NONE			0x0000
    296   1.1     onoe #define AN_AUTHTYPE_OPEN			0x0001
    297   1.1     onoe #define AN_AUTHTYPE_SHAREDKEY			0x0002
    298   1.7     onoe #define AN_AUTHTYPE_MASK			0x00ff
    299   1.7     onoe #define AN_AUTHTYPE_PRIVACY_IN_USE		0x0100
    300   1.7     onoe #define AN_AUTHTYPE_ALLOW_UNENCRYPTED		0x0200
    301   1.7     onoe #define AN_AUTHTYPE_LEAP			0x1000
    302   1.1     onoe 
    303  1.10     onoe #define AN_PSAVE_CAM				0x0000
    304  1.10     onoe #define AN_PSAVE_PSP				0x0001
    305  1.10     onoe #define AN_PSAVE_PSP_CAM			0x0002
    306   1.1     onoe 
    307   1.1     onoe #define AN_RADIOTYPE_80211_FH			0x0001
    308   1.1     onoe #define AN_RADIOTYPE_80211_DS			0x0002
    309   1.1     onoe #define AN_RADIOTYPE_LM2000_DS			0x0004
    310   1.1     onoe 
    311   1.1     onoe #define AN_DIVERSITY_FACTORY_DEFAULT		0x0000
    312   1.1     onoe #define AN_DIVERSITY_ANTENNA_1_ONLY		0x0001
    313   1.1     onoe #define AN_DIVERSITY_ANTENNA_2_ONLY		0x0002
    314   1.1     onoe #define AN_DIVERSITY_ANTENNA_1_AND_2		0x0003
    315   1.1     onoe 
    316   1.1     onoe #define AN_TXPOWER_FACTORY_DEFAULT		0x0000
    317   1.1     onoe #define AN_TXPOWER_50MW				50
    318   1.1     onoe #define AN_TXPOWER_100MW			100
    319   1.1     onoe #define AN_TXPOWER_250MW			250
    320   1.1     onoe 
    321   1.1     onoe /*
    322   1.1     onoe  * Valid SSID list. You can specify up to three SSIDs denoting
    323   1.1     onoe  * the service sets that you want to join. The first SSID always
    324   1.1     onoe  * defaults to "tsunami" which is a handy way to detect the
    325   1.1     onoe  * card.
    326   1.1     onoe  */
    327   1.1     onoe #define AN_RID_SSIDLIST		0xFF11
    328  1.10     onoe struct an_rid_ssidlist {
    329  1.10     onoe 	struct an_rid_ssid_entry {
    330  1.10     onoe 		u_int16_t	an_ssid_len;
    331  1.10     onoe 		char		an_ssid[32];
    332  1.10     onoe 	} __attribute__((__packed__)) an_entry[3];	/* 25 for fwver.5 */
    333  1.10     onoe } __attribute__((__packed__));
    334   1.1     onoe 
    335   1.1     onoe /*
    336   1.1     onoe  * Valid AP list.
    337   1.1     onoe  */
    338   1.1     onoe #define AN_RID_APLIST		0xFF12
    339  1.10     onoe struct an_rid_aplist {
    340   1.1     onoe 	u_int8_t		an_ap1[8];
    341   1.1     onoe 	u_int8_t		an_ap2[8];
    342   1.1     onoe 	u_int8_t		an_ap3[8];
    343   1.1     onoe 	u_int8_t		an_ap4[8];
    344  1.10     onoe } __attribute__((__packed__));
    345   1.1     onoe 
    346   1.1     onoe /*
    347   1.1     onoe  * Driver name.
    348   1.1     onoe  */
    349   1.1     onoe #define AN_RID_DRVNAME		0xFF13
    350  1.10     onoe struct an_rid_drvname {
    351   1.1     onoe 	u_int8_t		an_drvname[16];
    352  1.10     onoe } __attribute__((__packed__));
    353   1.1     onoe 
    354   1.1     onoe /*
    355   1.1     onoe  * Frame encapsulation.
    356   1.1     onoe  */
    357   1.1     onoe #define AN_RID_ENCAP		0xFF14
    358  1.10     onoe #define	AN_ENCAP_NENTS		8
    359   1.1     onoe struct an_rid_encap {
    360  1.10     onoe 	struct an_rid_encap_entry {
    361  1.10     onoe 		u_int16_t	an_ethertype;
    362  1.10     onoe 		u_int16_t	an_action;
    363  1.10     onoe 	} __attribute__((__packed__)) an_entry[AN_ENCAP_NENTS];
    364  1.10     onoe } __attribute__((__packed__));
    365   1.1     onoe 
    366   1.1     onoe #define AN_ENCAP_ACTION_RX	0x0001
    367   1.1     onoe #define AN_ENCAP_ACTION_TX	0x0002
    368   1.1     onoe 
    369   1.1     onoe #define AN_RXENCAP_NONE		0x0000
    370   1.1     onoe #define AN_RXENCAP_RFC1024	0x0001
    371   1.1     onoe 
    372   1.1     onoe #define AN_TXENCAP_RFC1024	0x0000
    373   1.1     onoe #define AN_TXENCAP_80211	0x0002
    374   1.1     onoe 
    375   1.1     onoe /*
    376   1.1     onoe  * Actual config, same structure as general config (read only).
    377   1.1     onoe  */
    378   1.1     onoe #define AN_RID_ACTUALCFG	0xFF20
    379   1.1     onoe 
    380   1.1     onoe /*
    381   1.1     onoe  * Card capabilities (read only).
    382   1.1     onoe  */
    383   1.1     onoe #define AN_RID_CAPABILITIES	0xFF00
    384  1.10     onoe struct an_rid_caps {
    385   1.1     onoe 	u_int8_t		an_oui[3];		/* 0x02 */
    386   1.1     onoe 	u_int8_t		an_rsvd0;		/* 0x05 */
    387   1.1     onoe 	u_int16_t		an_prodnum;		/* 0x06 */
    388   1.1     onoe 	u_int8_t		an_manufname[32];	/* 0x08 */
    389   1.1     onoe 	u_int8_t		an_prodname[16];	/* 0x28 */
    390   1.1     onoe 	u_int8_t		an_prodvers[8];		/* 0x38 */
    391   1.1     onoe 	u_int8_t		an_oemaddr[6];		/* 0x40 */
    392   1.1     onoe 	u_int8_t		an_aironetaddr[6];	/* 0x46 */
    393   1.1     onoe 	u_int16_t		an_radiotype;		/* 0x4C */
    394   1.1     onoe 	u_int16_t		an_regdomain;		/* 0x4E */
    395   1.1     onoe 	u_int8_t		an_callid[6];		/* 0x50 */
    396   1.1     onoe 	u_int8_t		an_rates[8];		/* 0x56 */
    397   1.1     onoe 	u_int8_t		an_rx_diversity;	/* 0x5E */
    398   1.1     onoe 	u_int8_t		an_tx_diversity;	/* 0x5F */
    399   1.1     onoe 	u_int16_t		an_tx_powerlevels[8];	/* 0x60 */
    400   1.1     onoe 	u_int16_t		an_hwrev;		/* 0x70 */
    401   1.1     onoe 	u_int16_t		an_hwcaps;		/* 0x72 */
    402   1.1     onoe 	u_int16_t		an_temprange;		/* 0x74 */
    403   1.1     onoe 	u_int16_t		an_fwrev;		/* 0x76 */
    404   1.1     onoe 	u_int16_t		an_fwsubrev;		/* 0x78 */
    405   1.1     onoe 	u_int16_t		an_ifacerev;		/* 0x7A */
    406   1.1     onoe 	u_int16_t		an_softcaps;		/* 0x7C */
    407   1.1     onoe 	u_int16_t		an_bootblockrev;	/* 0x7E */
    408   1.1     onoe 	u_int16_t		an_req_hw_support;	/* 0x80 */
    409  1.10     onoe 	/* extended capabilities */
    410  1.10     onoe 	u_int16_t		an_ext_softcaps;	/* 0x82 */
    411  1.10     onoe 	u_int16_t		an_spare[34];
    412  1.10     onoe } __attribute__((__packed__));
    413  1.10     onoe 
    414  1.10     onoe #define	AN_REGDOMAIN_USA	0
    415  1.10     onoe #define	AN_REGDOMAIN_EUROPE	1
    416  1.10     onoe #define	AN_REGDOMAIN_JAPAN	2
    417  1.10     onoe #define	AN_REGDOMAIN_SPAIN	3
    418  1.10     onoe #define	AN_REGDOMAIN_FRANCE	4
    419  1.10     onoe #define	AN_REGDOMAIN_BELGIUM	5
    420  1.10     onoe #define	AN_REGDOMAIN_ISRAEL	6
    421  1.10     onoe #define	AN_REGDOMAIN_CANADA	7
    422  1.10     onoe #define	AN_REGDOMAIN_AUSTRALIA	8
    423  1.10     onoe #define	AN_REGDOMAIN_JAPANWIDE	9
    424  1.10     onoe 
    425  1.10     onoe #define	AN_SOFTCAPS_WEP		0x0002
    426  1.10     onoe #define	AN_SOFTCAPS_RSSIMAP	0x0008
    427  1.10     onoe #define	AN_SOFTCAPS_WEP128	0x0100
    428  1.10     onoe 
    429  1.10     onoe #define	AN_EXT_SOFTCAPS_MIC	0x0001
    430   1.1     onoe 
    431   1.1     onoe /*
    432   1.1     onoe  * Access point (read only)
    433   1.1     onoe  */
    434   1.1     onoe #define AN_RID_APINFO		0xFF01
    435  1.10     onoe struct an_rid_apinfo {
    436   1.1     onoe 	u_int16_t		an_tim_addr;
    437   1.1     onoe 	u_int16_t		an_airo_addr;
    438  1.10     onoe } __attribute__((__packed__));
    439   1.1     onoe 
    440   1.1     onoe /*
    441   1.1     onoe  * Radio info (read only).
    442   1.1     onoe  */
    443   1.1     onoe #define AN_RID_RADIOINFO	0xFF02
    444   1.1     onoe 
    445   1.1     onoe /*
    446   1.1     onoe  * Status (read only). Note: the manual claims this RID is 108 bytes
    447   1.1     onoe  * long (0x6A is the last datum, which is 2 bytes long) however when
    448   1.6  thorpej  * this RID is read from the NIC, it returns a length of 110 or 112.
    449   1.6  thorpej  * To be on the safe side, this structure is padded with 4 extra 16-bit
    450   1.6  thorpej  * words. (There is a misprint in the manual which says the macaddr
    451   1.1     onoe  * field is 8 bytes long.)
    452   1.1     onoe  *
    453   1.1     onoe  * Also, the channel_set and current_channel fields appear to be
    454   1.1     onoe  * reversed. Either that, or the hop_period field is unused.
    455   1.1     onoe  */
    456   1.1     onoe #define AN_RID_STATUS		0xFF50
    457  1.10     onoe struct an_rid_status {
    458   1.1     onoe 	u_int8_t		an_macaddr[6];		/* 0x02 */
    459   1.1     onoe 	u_int16_t		an_opmode;		/* 0x08 */
    460   1.1     onoe 	u_int16_t		an_errcode;		/* 0x0A */
    461   1.1     onoe 	u_int16_t		an_cur_signal_strength;	/* 0x0C */
    462   1.1     onoe 	u_int16_t		an_ssidlen;		/* 0x0E */
    463   1.1     onoe 	u_int8_t		an_ssid[32];		/* 0x10 */
    464   1.1     onoe 	u_int8_t		an_ap_name[16];		/* 0x30 */
    465   1.1     onoe 	u_int8_t		an_cur_bssid[6];	/* 0x40 */
    466   1.1     onoe 	u_int8_t		an_prev_bssid1[6];	/* 0x46 */
    467   1.1     onoe 	u_int8_t		an_prev_bssid2[6];	/* 0x4C */
    468   1.1     onoe 	u_int8_t		an_prev_bssid3[6];	/* 0x52 */
    469   1.1     onoe 	u_int16_t		an_beacon_period;	/* 0x58 */
    470   1.1     onoe 	u_int16_t		an_dtim_period;		/* 0x5A */
    471   1.1     onoe 	u_int16_t		an_atim_duration;	/* 0x5C */
    472   1.1     onoe 	u_int16_t		an_hop_period;		/* 0x5E */
    473   1.1     onoe 	u_int16_t		an_cur_channel;		/* 0x62 */
    474   1.1     onoe 	u_int16_t		an_channel_set;		/* 0x60 */
    475   1.1     onoe 	u_int16_t		an_hops_to_backbone;	/* 0x64 */
    476   1.1     onoe 	u_int16_t		an_ap_total_load;	/* 0x66 */
    477   1.1     onoe 	u_int16_t		an_our_generated_load;	/* 0x68 */
    478   1.1     onoe 	u_int16_t		an_accumulated_arl;	/* 0x6A */
    479   1.1     onoe 	u_int16_t		an_cur_signal_quality;	/* 0x6C */
    480   1.1     onoe 	u_int16_t		an_current_tx_rate;	/* 0x6E */
    481   1.1     onoe 	u_int16_t		an_ap_device;		/* 0x70 */
    482   1.1     onoe 	u_int16_t		an_normalized_rssi;	/* 0x72 */
    483   1.1     onoe 	u_int16_t		an_short_pre_in_use;	/* 0x74 */
    484   1.1     onoe 	u_int8_t		an_ap_ip_addr[4];	/* 0x76 */
    485   1.1     onoe 	u_int16_t		an_max_noise_prev_sec;	/* 0x7A */
    486   1.1     onoe 	u_int16_t		an_avg_noise_prev_min;	/* 0x7C */
    487   1.1     onoe 	u_int16_t		an_max_noise_prev_min;	/* 0x7E */
    488  1.10     onoe 	u_int16_t		an_spare[11];
    489  1.10     onoe } __attribute__((__packed__));
    490   1.1     onoe 
    491   1.1     onoe #define AN_STATUS_OPMODE_CONFIGURED		0x0001
    492   1.1     onoe #define AN_STATUS_OPMODE_MAC_ENABLED		0x0002
    493   1.1     onoe #define AN_STATUS_OPMODE_RX_ENABLED		0x0004
    494   1.1     onoe #define AN_STATUS_OPMODE_IN_SYNC		0x0010
    495   1.1     onoe #define AN_STATUS_OPMODE_ASSOCIATED		0x0020
    496   1.1     onoe #define AN_STATUS_OPMODE_ERROR			0x8000
    497   1.1     onoe 
    498   1.1     onoe /*
    499   1.1     onoe  * Statistics
    500   1.1     onoe  */
    501   1.1     onoe #define AN_RID_16BITS_CUM	0xFF60	/* Cumulative 16-bit stats counters */
    502   1.1     onoe #define AN_RID_16BITS_DELTA	0xFF61	/* 16-bit stats (since last clear) */
    503   1.1     onoe #define AN_RID_16BITS_DELTACLR	0xFF62	/* 16-bit stats, clear on read */
    504   1.1     onoe #define AN_RID_32BITS_CUM	0xFF68	/* Cumulative 32-bit stats counters */
    505   1.1     onoe #define AN_RID_32BITS_DELTA	0xFF69	/* 32-bit stats (since last clear) */
    506   1.1     onoe #define AN_RID_32BITS_DELTACLR	0xFF6A	/* 32-bit stats, clear on read */
    507   1.1     onoe 
    508   1.1     onoe /*
    509   1.1     onoe  * Grrr. The manual says the statistics record is 384 bytes in length,
    510   1.1     onoe  * but the card says the record is 404 bytes. There's some padding left
    511   1.1     onoe  * at the end of this structure to account for any discrepancies.
    512   1.1     onoe  */
    513  1.10     onoe struct an_rid_stats {
    514   1.1     onoe 	u_int16_t		an_spacer;		/* 0x02 */
    515   1.1     onoe 	u_int32_t		an_rx_overruns;		/* 0x04 */
    516   1.1     onoe 	u_int32_t		an_rx_plcp_csum_errs;	/* 0x08 */
    517   1.1     onoe 	u_int32_t		an_rx_plcp_format_errs;	/* 0x0C */
    518   1.1     onoe 	u_int32_t		an_rx_plcp_len_errs;	/* 0x10 */
    519   1.1     onoe 	u_int32_t		an_rx_mac_crc_errs;	/* 0x14 */
    520   1.1     onoe 	u_int32_t		an_rx_mac_crc_ok;	/* 0x18 */
    521   1.1     onoe 	u_int32_t		an_rx_wep_errs;		/* 0x1C */
    522   1.1     onoe 	u_int32_t		an_rx_wep_ok;		/* 0x20 */
    523   1.1     onoe 	u_int32_t		an_retry_long;		/* 0x24 */
    524   1.1     onoe 	u_int32_t		an_retry_short;		/* 0x28 */
    525   1.1     onoe 	u_int32_t		an_retry_max;		/* 0x2C */
    526   1.1     onoe 	u_int32_t		an_no_ack;		/* 0x30 */
    527   1.1     onoe 	u_int32_t		an_no_cts;		/* 0x34 */
    528   1.1     onoe 	u_int32_t		an_rx_ack_ok;		/* 0x38 */
    529   1.1     onoe 	u_int32_t		an_rx_cts_ok;		/* 0x3C */
    530   1.1     onoe 	u_int32_t		an_tx_ack_ok;		/* 0x40 */
    531   1.1     onoe 	u_int32_t		an_tx_rts_ok;		/* 0x44 */
    532   1.1     onoe 	u_int32_t		an_tx_cts_ok;		/* 0x48 */
    533   1.1     onoe 	u_int32_t		an_tx_lmac_mcasts;	/* 0x4C */
    534   1.1     onoe 	u_int32_t		an_tx_lmac_bcasts;	/* 0x50 */
    535   1.1     onoe 	u_int32_t		an_tx_lmac_ucast_frags;	/* 0x54 */
    536   1.1     onoe 	u_int32_t		an_tx_lmac_ucasts;	/* 0x58 */
    537   1.1     onoe 	u_int32_t		an_tx_beacons;		/* 0x5C */
    538   1.1     onoe 	u_int32_t		an_rx_beacons;		/* 0x60 */
    539   1.1     onoe 	u_int32_t		an_tx_single_cols;	/* 0x64 */
    540   1.1     onoe 	u_int32_t		an_tx_multi_cols;	/* 0x68 */
    541   1.1     onoe 	u_int32_t		an_tx_defers_no;	/* 0x6C */
    542   1.1     onoe 	u_int32_t		an_tx_defers_prot;	/* 0x70 */
    543   1.1     onoe 	u_int32_t		an_tx_defers_energy;	/* 0x74 */
    544   1.1     onoe 	u_int32_t		an_rx_dups;		/* 0x78 */
    545   1.1     onoe 	u_int32_t		an_rx_partial;		/* 0x7C */
    546   1.1     onoe 	u_int32_t		an_tx_too_old;		/* 0x80 */
    547   1.1     onoe 	u_int32_t		an_rx_too_old;		/* 0x84 */
    548   1.1     onoe 	u_int32_t		an_lostsync_max_retries;/* 0x88 */
    549   1.1     onoe 	u_int32_t		an_lostsync_missed_beacons;/* 0x8C */
    550   1.1     onoe 	u_int32_t		an_lostsync_arl_exceeded;/*0x90 */
    551   1.1     onoe 	u_int32_t		an_lostsync_deauthed;	/* 0x94 */
    552   1.1     onoe 	u_int32_t		an_lostsync_disassociated;/*0x98 */
    553   1.1     onoe 	u_int32_t		an_lostsync_tsf_timing;	/* 0x9C */
    554   1.1     onoe 	u_int32_t		an_tx_host_mcasts;	/* 0xA0 */
    555   1.1     onoe 	u_int32_t		an_tx_host_bcasts;	/* 0xA4 */
    556   1.1     onoe 	u_int32_t		an_tx_host_ucasts;	/* 0xA8 */
    557   1.1     onoe 	u_int32_t		an_tx_host_failed;	/* 0xAC */
    558   1.1     onoe 	u_int32_t		an_rx_host_mcasts;	/* 0xB0 */
    559   1.1     onoe 	u_int32_t		an_rx_host_bcasts;	/* 0xB4 */
    560   1.1     onoe 	u_int32_t		an_rx_host_ucasts;	/* 0xB8 */
    561   1.1     onoe 	u_int32_t		an_rx_host_discarded;	/* 0xBC */
    562   1.1     onoe 	u_int32_t		an_tx_hmac_mcasts;	/* 0xC0 */
    563   1.1     onoe 	u_int32_t		an_tx_hmac_bcasts;	/* 0xC4 */
    564   1.1     onoe 	u_int32_t		an_tx_hmac_ucasts;	/* 0xC8 */
    565   1.1     onoe 	u_int32_t		an_tx_hmac_failed;	/* 0xCC */
    566   1.1     onoe 	u_int32_t		an_rx_hmac_mcasts;	/* 0xD0 */
    567   1.1     onoe 	u_int32_t		an_rx_hmac_bcasts;	/* 0xD4 */
    568   1.1     onoe 	u_int32_t		an_rx_hmac_ucasts;	/* 0xD8 */
    569   1.1     onoe 	u_int32_t		an_rx_hmac_discarded;	/* 0xDC */
    570   1.1     onoe 	u_int32_t		an_tx_hmac_accepted;	/* 0xE0 */
    571   1.1     onoe 	u_int32_t		an_ssid_mismatches;	/* 0xE4 */
    572   1.1     onoe 	u_int32_t		an_ap_mismatches;	/* 0xE8 */
    573   1.1     onoe 	u_int32_t		an_rates_mismatches;	/* 0xEC */
    574   1.1     onoe 	u_int32_t		an_auth_rejects;	/* 0xF0 */
    575   1.1     onoe 	u_int32_t		an_auth_timeouts;	/* 0xF4 */
    576   1.1     onoe 	u_int32_t		an_assoc_rejects;	/* 0xF8 */
    577   1.1     onoe 	u_int32_t		an_assoc_timeouts;	/* 0xFC */
    578   1.1     onoe 	u_int32_t		an_reason_outside_table;/* 0x100 */
    579   1.1     onoe 	u_int32_t		an_reason1;		/* 0x104 */
    580   1.1     onoe 	u_int32_t		an_reason2;		/* 0x108 */
    581   1.1     onoe 	u_int32_t		an_reason3;		/* 0x10C */
    582   1.1     onoe 	u_int32_t		an_reason4;		/* 0x110 */
    583   1.1     onoe 	u_int32_t		an_reason5;		/* 0x114 */
    584   1.1     onoe 	u_int32_t		an_reason6;		/* 0x118 */
    585   1.1     onoe 	u_int32_t		an_reason7;		/* 0x11C */
    586   1.1     onoe 	u_int32_t		an_reason8;		/* 0x120 */
    587   1.1     onoe 	u_int32_t		an_reason9;		/* 0x124 */
    588   1.1     onoe 	u_int32_t		an_reason10;		/* 0x128 */
    589   1.1     onoe 	u_int32_t		an_reason11;		/* 0x12C */
    590   1.1     onoe 	u_int32_t		an_reason12;		/* 0x130 */
    591   1.1     onoe 	u_int32_t		an_reason13;		/* 0x134 */
    592   1.1     onoe 	u_int32_t		an_reason14;		/* 0x138 */
    593   1.1     onoe 	u_int32_t		an_reason15;		/* 0x13C */
    594   1.1     onoe 	u_int32_t		an_reason16;		/* 0x140 */
    595   1.1     onoe 	u_int32_t		an_reason17;		/* 0x144 */
    596   1.1     onoe 	u_int32_t		an_reason18;		/* 0x148 */
    597   1.1     onoe 	u_int32_t		an_reason19;		/* 0x14C */
    598   1.1     onoe 	u_int32_t		an_rx_mgmt_pkts;	/* 0x150 */
    599   1.1     onoe 	u_int32_t		an_tx_mgmt_pkts;	/* 0x154 */
    600   1.1     onoe 	u_int32_t		an_rx_refresh_pkts;	/* 0x158 */
    601   1.1     onoe 	u_int32_t		an_tx_refresh_pkts;	/* 0x15C */
    602   1.1     onoe 	u_int32_t		an_rx_poll_pkts;	/* 0x160 */
    603   1.1     onoe 	u_int32_t		an_tx_poll_pkts;	/* 0x164 */
    604   1.1     onoe 	u_int32_t		an_host_retries;	/* 0x168 */
    605   1.1     onoe 	u_int32_t		an_lostsync_hostreq;	/* 0x16C */
    606   1.1     onoe 	u_int32_t		an_host_tx_bytes;	/* 0x170 */
    607   1.1     onoe 	u_int32_t		an_host_rx_bytes;	/* 0x174 */
    608   1.1     onoe 	u_int32_t		an_uptime_usecs;	/* 0x178 */
    609   1.1     onoe 	u_int32_t		an_uptime_secs;		/* 0x17C */
    610   1.1     onoe 	u_int32_t		an_lostsync_better_ap;	/* 0x180 */
    611   1.1     onoe 	u_int32_t		an_rsvd[10];
    612  1.10     onoe } __attribute__((__packed__));
    613   1.1     onoe 
    614   1.1     onoe /*
    615   1.1     onoe  * Volatile WEP Key
    616   1.1     onoe  */
    617   1.1     onoe #define AN_RID_WEP_VOLATILE	0xFF15	/* Volatile WEP Key */
    618  1.10     onoe struct an_rid_wepkey {
    619   1.1     onoe 	u_int16_t		an_key_index;		/* 0x02 */
    620   1.1     onoe 	u_int8_t		an_mac_addr[6];		/* 0x04 */
    621   1.1     onoe 	u_int16_t		an_key_len;		/* 0x0A */
    622  1.10     onoe 	u_int8_t		an_key[16];		/* 0x0C */
    623  1.10     onoe } __attribute__((__packed__));
    624   1.1     onoe 
    625   1.1     onoe /*
    626   1.1     onoe  * Persistent WEP Key
    627   1.1     onoe  */
    628   1.1     onoe #define AN_RID_WEP_PERSISTENT	0xFF16	/* Persistent WEP Key */
    629   1.1     onoe 
    630   1.7     onoe /*
    631   1.7     onoe  * LEAP Key
    632   1.7     onoe  */
    633   1.7     onoe #define AN_RID_LEAP_USER	0xFF23	/* User Name for LEAP */
    634   1.7     onoe #define AN_RID_LEAP_PASS	0xFF24	/* Password for LEAP */
    635  1.10     onoe struct an_rid_leapkey {
    636   1.8     onoe 	u_int16_t		an_key_len;		/* 0x02 */
    637   1.8     onoe 	u_int8_t		an_key[32];		/* 0x04 */
    638  1.10     onoe } __attribute__((__packed__));
    639  1.10     onoe 
    640  1.10     onoe /*
    641  1.10     onoe  * MIC
    642  1.10     onoe  */
    643  1.10     onoe #define AN_RID_MIC		0xFF57	/* Message Integrity Check */
    644  1.10     onoe struct an_rid_mic {
    645  1.10     onoe 	u_int16_t		an_mic_state;		/* 0x02 */
    646  1.10     onoe 	u_int16_t		an_mic_mcast_valid;	/* 0x04 */
    647  1.10     onoe 	u_int8_t		an_mic_mcast[16];	/* 0x06 */
    648  1.10     onoe 	u_int16_t		an_mic_ucast_valid;	/* 0x16 */
    649  1.10     onoe 	u_int8_t		an_mic_ucast[16];	/* 0x18 */
    650  1.10     onoe } __attribute__((__packed__));
    651   1.1     onoe 
    652   1.1     onoe /*
    653   1.1     onoe  * Receive frame structure.
    654   1.1     onoe  */
    655   1.1     onoe struct an_rxframe {
    656   1.1     onoe 	u_int32_t		an_rx_time;		/* 0x00 */
    657   1.1     onoe 	u_int16_t		an_rx_status;		/* 0x04 */
    658   1.1     onoe 	u_int16_t		an_rx_payload_len;	/* 0x06 */
    659   1.1     onoe 	u_int8_t		an_rsvd0;		/* 0x08 */
    660   1.1     onoe 	u_int8_t		an_rx_signal_strength;	/* 0x09 */
    661   1.1     onoe 	u_int8_t		an_rx_rate;		/* 0x0A */
    662   1.1     onoe 	u_int8_t		an_rx_chan;		/* 0x0B */
    663   1.1     onoe 	u_int8_t		an_rx_assoc_cnt;	/* 0x0C */
    664   1.1     onoe 	u_int8_t		an_rsvd1[3];		/* 0x0D */
    665   1.1     onoe 	u_int8_t		an_plcp_hdr[4];		/* 0x10 */
    666  1.10     onoe 	struct ieee80211_frame_addr4	an_whdr;
    667   1.1     onoe 	u_int16_t		an_gaplen;		/* 0x32 */
    668  1.10     onoe } __attribute__((__packed__));
    669   1.1     onoe #define AN_RXGAP_MAX	8
    670   1.1     onoe 
    671   1.1     onoe /*
    672   1.1     onoe  * Transmit frame structure.
    673   1.1     onoe  */
    674   1.1     onoe struct an_txframe {
    675   1.1     onoe 	u_int32_t		an_tx_sw;		/* 0x00 */
    676   1.1     onoe 	u_int16_t		an_tx_status;		/* 0x04 */
    677   1.1     onoe 	u_int16_t		an_tx_payload_len;	/* 0x06 */
    678   1.1     onoe 	u_int16_t		an_tx_ctl;		/* 0x08 */
    679   1.1     onoe 	u_int16_t		an_tx_assoc_id;		/* 0x0A */
    680   1.1     onoe 	u_int16_t		an_tx_retry;		/* 0x0C */
    681   1.1     onoe 	u_int8_t		an_tx_assoc_cnt;	/* 0x0E */
    682   1.1     onoe 	u_int8_t		an_tx_rate;		/* 0x0F */
    683   1.1     onoe 	u_int8_t		an_tx_max_long_retries;	/* 0x10 */
    684   1.1     onoe 	u_int8_t		an_tx_max_short_retries; /*0x11 */
    685   1.1     onoe 	u_int8_t		an_rsvd0[2];		/* 0x12 */
    686  1.10     onoe 	struct ieee80211_frame_addr4	an_whdr;
    687   1.1     onoe 	u_int16_t		an_gaplen;		/* 0x32 */
    688  1.10     onoe } __attribute__((__packed__));
    689   1.1     onoe 
    690  1.10     onoe #define	AN_TXGAP_802_3	0
    691  1.10     onoe #define	AN_TXGAP_802_11	6
    692   1.1     onoe 
    693  1.10     onoe struct an_802_3_hdr {
    694  1.10     onoe 	u_int16_t		an_802_3_status;
    695  1.10     onoe 	u_int16_t		an_802_3_payload_len;
    696  1.10     onoe 	u_int8_t		an_dst_addr[6];
    697  1.10     onoe 	u_int8_t		an_src_addr[6];
    698  1.10     onoe } __attribute__((__packed__));
    699   1.1     onoe 
    700   1.1     onoe #define AN_TXSTAT_EXCESS_RETRY	0x0002
    701   1.1     onoe #define AN_TXSTAT_LIFE_EXCEEDED	0x0004
    702   1.1     onoe #define AN_TXSTAT_AID_FAIL	0x0008
    703   1.1     onoe #define AN_TXSTAT_MAC_DISABLED	0x0010
    704   1.1     onoe #define AN_TXSTAT_ASSOC_LOST	0x0020
    705   1.1     onoe 
    706   1.1     onoe #define AN_TXCTL_RSVD		0x0001
    707   1.1     onoe #define AN_TXCTL_TXOK_INTR	0x0002
    708   1.1     onoe #define AN_TXCTL_TXERR_INTR	0x0004
    709   1.1     onoe #define AN_TXCTL_HEADER_TYPE	0x0008
    710   1.1     onoe #define AN_TXCTL_PAYLOAD_TYPE	0x0010
    711   1.1     onoe #define AN_TXCTL_NORELEASE	0x0020
    712   1.1     onoe #define AN_TXCTL_NORETRIES	0x0040
    713   1.1     onoe #define AN_TXCTL_CLEAR_AID	0x0080
    714   1.1     onoe #define AN_TXCTL_STRICT_ORDER	0x0100
    715   1.1     onoe #define AN_TXCTL_USE_RTS	0x0200
    716   1.1     onoe 
    717   1.1     onoe #define AN_HEADERTYPE_8023	0x0000
    718   1.1     onoe #define AN_HEADERTYPE_80211	0x0008
    719   1.1     onoe 
    720   1.1     onoe #define AN_PAYLOADTYPE_ETHER	0x0000
    721   1.1     onoe #define AN_PAYLOADTYPE_LLC	0x0010
    722   1.1     onoe 
    723   1.1     onoe #define AN_TXCTL_80211	\
    724   1.1     onoe 	(AN_TXCTL_TXOK_INTR|AN_TXCTL_TXERR_INTR|AN_HEADERTYPE_80211|	\
    725   1.1     onoe 	AN_PAYLOADTYPE_LLC|AN_TXCTL_NORELEASE)
    726   1.1     onoe 
    727   1.1     onoe #define AN_TXCTL_8023	\
    728   1.1     onoe 	(AN_TXCTL_TXOK_INTR|AN_TXCTL_TXERR_INTR|AN_HEADERTYPE_8023|	\
    729   1.1     onoe 	AN_PAYLOADTYPE_ETHER|AN_TXCTL_NORELEASE)
    730   1.1     onoe 
    731   1.1     onoe #define AN_STAT_BADCRC		0x0001
    732   1.1     onoe #define AN_STAT_UNDECRYPTABLE	0x0002
    733   1.1     onoe #define AN_STAT_ERRSTAT		0x0003
    734   1.1     onoe #define AN_STAT_MAC_PORT	0x0700
    735   1.1     onoe #define AN_STAT_1042		0x2000	/* RFC1042 encoded */
    736   1.1     onoe #define AN_STAT_TUNNEL		0x4000	/* Bridge-tunnel encoded */
    737   1.1     onoe #define AN_STAT_WMP_MSG		0x6000	/* WaveLAN-II management protocol */
    738   1.1     onoe #define AN_RXSTAT_MSG_TYPE	0xE000
    739   1.1     onoe 
    740   1.1     onoe #define AN_ENC_TX_802_3		0x00
    741   1.1     onoe #define AN_ENC_TX_802_11	0x11
    742   1.1     onoe #define AN_ENC_TX_E_II		0x0E
    743   1.1     onoe 
    744   1.1     onoe #define AN_ENC_TX_1042		0x00
    745   1.1     onoe #define AN_ENC_TX_TUNNEL	0xF8
    746   1.1     onoe 
    747   1.1     onoe #define AN_TXCNTL_MACPORT	0x00FF
    748   1.1     onoe #define AN_TXCNTL_STRUCTTYPE	0xFF00
    749   1.1     onoe 
    750   1.3     onoe #endif	/* _DEV_IC_ANREG_H */
    751