Home | History | Annotate | Line # | Download | only in ic
      1  1.22  riastrad /* $NetBSD: dwc_gmac_var.h,v 1.22 2024/08/11 12:48:09 riastradh Exp $ */
      2   1.4  jmcneill 
      3   1.1    martin /*-
      4   1.1    martin  * Copyright (c) 2013, 2014 The NetBSD Foundation, Inc.
      5   1.1    martin  * All rights reserved.
      6   1.1    martin  *
      7   1.1    martin  * This code is derived from software contributed to The NetBSD Foundation
      8   1.1    martin  * by Matt Thomas of 3am Software Foundry and Martin Husemann.
      9   1.1    martin  *
     10   1.1    martin  * Redistribution and use in source and binary forms, with or without
     11   1.1    martin  * modification, are permitted provided that the following conditions
     12   1.1    martin  * are met:
     13   1.1    martin  * 1. Redistributions of source code must retain the above copyright
     14   1.1    martin  *    notice, this list of conditions and the following disclaimer.
     15   1.1    martin  * 2. Redistributions in binary form must reproduce the above copyright
     16   1.1    martin  *    notice, this list of conditions and the following disclaimer in the
     17   1.1    martin  *    documentation and/or other materials provided with the distribution.
     18   1.1    martin  *
     19   1.1    martin  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     20   1.1    martin  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     21   1.1    martin  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     22   1.1    martin  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     23   1.1    martin  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     24   1.1    martin  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     25   1.1    martin  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     26   1.1    martin  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     27   1.1    martin  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     28   1.1    martin  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     29   1.1    martin  * POSSIBILITY OF SUCH DAMAGE.
     30   1.1    martin  */
     31   1.1    martin 
     32   1.1    martin /*
     33  1.18     skrll  * Rx and Tx Ring counts that map into single 4K page with 16byte descriptor
     34  1.18     skrll  * size. For Rx a full mbuf cluster is allocated for each which consumes
     35  1.18     skrll  * around 512k Byte of RAM for mbuf clusters.
     36   1.1    martin  * XXX Maybe fine-tune later, or reconsider unsharing of RX/TX dmamap.
     37   1.1    martin  */
     38   1.1    martin #define		AWGE_RX_RING_COUNT	256
     39   1.1    martin #define		AWGE_TX_RING_COUNT	256
     40   1.1    martin #define		AWGE_TOTAL_RING_COUNT	\
     41   1.1    martin 			(AWGE_RX_RING_COUNT + AWGE_TX_RING_COUNT)
     42   1.1    martin 
     43   1.6  jmcneill #define		AWGE_MAX_PACKET		0x7ff
     44   1.1    martin 
     45  1.12    martin struct dwc_gmac_dev_dmadesc;
     46   1.1    martin 
     47  1.12    martin struct dwc_gmac_desc_methods {
     48  1.12    martin 	void (*tx_init_flags)(struct dwc_gmac_dev_dmadesc *);
     49  1.12    martin 	void (*tx_set_owned_by_dev)(struct dwc_gmac_dev_dmadesc *);
     50  1.12    martin 	int  (*tx_is_owned_by_dev)(struct dwc_gmac_dev_dmadesc *);
     51  1.12    martin 	void (*tx_set_len)(struct dwc_gmac_dev_dmadesc *, int);
     52  1.12    martin 	void (*tx_set_first_frag)(struct dwc_gmac_dev_dmadesc *);
     53  1.12    martin 	void (*tx_set_last_frag)(struct dwc_gmac_dev_dmadesc *);
     54  1.12    martin 
     55  1.12    martin 	void (*rx_init_flags)(struct dwc_gmac_dev_dmadesc *);
     56  1.12    martin 	void (*rx_set_owned_by_dev)(struct dwc_gmac_dev_dmadesc *);
     57  1.12    martin 	int  (*rx_is_owned_by_dev)(struct dwc_gmac_dev_dmadesc *);
     58  1.12    martin 	void (*rx_set_len)(struct dwc_gmac_dev_dmadesc *, int);
     59  1.12    martin 	uint32_t  (*rx_get_len)(struct dwc_gmac_dev_dmadesc *);
     60  1.12    martin 	int  (*rx_has_error)(struct dwc_gmac_dev_dmadesc *);
     61  1.12    martin };
     62   1.1    martin 
     63   1.1    martin struct dwc_gmac_rx_data {
     64   1.1    martin 	bus_dmamap_t	rd_map;
     65   1.1    martin 	struct mbuf	*rd_m;
     66   1.1    martin };
     67   1.1    martin 
     68   1.1    martin struct dwc_gmac_tx_data {
     69   1.1    martin 	bus_dmamap_t	td_map;
     70   1.1    martin 	bus_dmamap_t	td_active;
     71   1.1    martin 	struct mbuf	*td_m;
     72   1.1    martin };
     73   1.1    martin 
     74   1.1    martin struct dwc_gmac_tx_ring {
     75   1.1    martin 	bus_addr_t			t_physaddr; /* PA of TX ring start */
     76   1.1    martin 	struct dwc_gmac_dev_dmadesc	*t_desc;    /* VA of TX ring start */
     77   1.1    martin 	struct dwc_gmac_tx_data	t_data[AWGE_TX_RING_COUNT];
     78   1.1    martin 	int				t_cur, t_next, t_queued;
     79   1.7     skrll 	kmutex_t			t_mtx;
     80   1.1    martin };
     81   1.1    martin 
     82   1.1    martin struct dwc_gmac_rx_ring {
     83   1.1    martin 	bus_addr_t			r_physaddr; /* PA of RX ring start */
     84   1.1    martin 	struct dwc_gmac_dev_dmadesc	*r_desc;    /* VA of RX ring start */
     85   1.1    martin 	struct dwc_gmac_rx_data	r_data[AWGE_RX_RING_COUNT];
     86   1.1    martin 	int				r_cur, r_next;
     87   1.1    martin 	kmutex_t			r_mtx;
     88   1.1    martin };
     89   1.1    martin 
     90   1.1    martin struct dwc_gmac_softc {
     91   1.1    martin 	device_t sc_dev;
     92   1.1    martin 	bus_space_tag_t sc_bst;
     93   1.1    martin 	bus_space_handle_t sc_bsh;
     94   1.1    martin 	bus_dma_tag_t sc_dmat;
     95   1.8  jmcneill 	uint32_t sc_flags;
     96  1.19     skrll #define	DWC_GMAC_FORCE_THRESH_DMA_MODE	__BIT(0)/* force DMA to use threshold mode */
     97   1.1    martin 	struct ethercom sc_ec;
     98   1.1    martin 	struct mii_data sc_mii;
     99   1.1    martin 	kmutex_t sc_mdio_lock;
    100   1.1    martin 	bus_dmamap_t sc_dma_ring_map;		/* common dma memory for RX */
    101   1.1    martin 	bus_dma_segment_t sc_dma_ring_seg;	/* and TX ring */
    102   1.1    martin 	struct dwc_gmac_rx_ring sc_rxq;
    103   1.1    martin 	struct dwc_gmac_tx_ring sc_txq;
    104  1.12    martin 	const struct dwc_gmac_desc_methods *sc_descm;
    105  1.22  riastrad 	u_short sc_if_flags;	/* (sc_mcastlock) if_flags cache */
    106   1.2    martin 	uint16_t sc_mii_clk;
    107  1.22  riastrad 	bool sc_txbusy;		/* (sc_txq.t_mtx) no Tx because down or busy */
    108  1.22  riastrad 	bool sc_stopping;	/* (sc_intr_lock) ignore intr because down */
    109  1.14   msaitoh 	krndsource_t rnd_source;
    110  1.22  riastrad 	kmutex_t *sc_mcast_lock;	/* lock for SIOCADD/DELMULTI */
    111  1.22  riastrad 	kmutex_t *sc_intr_lock;		/* lock for interrupt operations */
    112   1.7     skrll 
    113  1.22  riastrad 	struct if_percpuq *sc_ipq;	/* softint-based input queues */
    114   1.8  jmcneill 
    115   1.8  jmcneill 	void (*sc_set_speed)(struct dwc_gmac_softc *, int);
    116   1.1    martin };
    117   1.1    martin 
    118  1.20     skrll int dwc_gmac_attach(struct dwc_gmac_softc *, int /*phy_id*/,
    119  1.13    martin     uint32_t /*mii_clk*/);
    120  1.20     skrll int dwc_gmac_intr(struct dwc_gmac_softc *);
    121