Home | History | Annotate | Line # | Download | only in ic
      1  1.2   andvar /*	$NetBSD: fmvreg.h,v 1.2 2024/07/20 20:53:53 andvar Exp $	*/
      2  1.1  tsutsui 
      3  1.1  tsutsui /*
      4  1.1  tsutsui  * All Rights Reserved, Copyright (C) Fujitsu Limited 1995
      5  1.1  tsutsui  *
      6  1.1  tsutsui  * This software may be used, modified, copied, distributed, and sold,
      7  1.1  tsutsui  * in both source and binary form provided that the above copyright,
      8  1.1  tsutsui  * these terms and the following disclaimer are retained.  The name of
      9  1.1  tsutsui  * the author and/or the contributor may not be used to endorse or
     10  1.1  tsutsui  * promote products derived from this software without specific prior
     11  1.1  tsutsui  * written permission.
     12  1.1  tsutsui  *
     13  1.1  tsutsui  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND THE CONTRIBUTOR ``AS IS'' AND
     14  1.1  tsutsui  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     15  1.1  tsutsui  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     16  1.1  tsutsui  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR THE CONTRIBUTOR BE LIABLE
     17  1.1  tsutsui  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     18  1.1  tsutsui  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     19  1.1  tsutsui  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     20  1.1  tsutsui  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     21  1.1  tsutsui  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     22  1.1  tsutsui  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     23  1.1  tsutsui  * SUCH DAMAGE.
     24  1.1  tsutsui  */
     25  1.1  tsutsui 
     26  1.1  tsutsui /*
     27  1.1  tsutsui  * Hardware specification of various 86960/86965 based Ethernet cards.
     28  1.1  tsutsui  * Contributed by M.S. <seki (at) sysrap.cs.fujitsu.co.jp>
     29  1.1  tsutsui  */
     30  1.1  tsutsui 
     31  1.1  tsutsui /*
     32  1.1  tsutsui  * Registers on FMV-180 series' ISA bus interface ASIC.
     33  1.1  tsutsui  * I'm not sure the following register names are appropriate.
     34  1.1  tsutsui  * Doesn't it look silly, eh?  FIXME.
     35  1.1  tsutsui  */
     36  1.1  tsutsui 
     37  1.1  tsutsui #define FE_FMV0		16	/* Hardware status.		*/
     38  1.2   andvar #define FE_FMV1		17	/* Hardware type?  Always 0	*/
     39  1.1  tsutsui #define FE_FMV2		18	/* Hardware configuration.	*/
     40  1.1  tsutsui #define FE_FMV3		19	/* Hardware enable.		*/
     41  1.1  tsutsui #define FE_FMV4		20	/* Station address #1		*/
     42  1.1  tsutsui #define FE_FMV5		21	/* Station address #2		*/
     43  1.1  tsutsui #define FE_FMV6		22	/* Station address #3		*/
     44  1.1  tsutsui #define FE_FMV7		23	/* Station address #4		*/
     45  1.1  tsutsui #define FE_FMV8		24	/* Station address #5		*/
     46  1.1  tsutsui #define FE_FMV9		25	/* Station address #6		*/
     47  1.1  tsutsui #define FE_FMV10	26	/* Unknown; to be set to 0.	*/
     48  1.1  tsutsui 
     49  1.1  tsutsui /*
     50  1.1  tsutsui  * FMV-180 series' ASIC register values.
     51  1.1  tsutsui  */
     52  1.1  tsutsui 
     53  1.1  tsutsui /* Magic value in FMV0 register.  */
     54  1.1  tsutsui #define FE_FMV0_MAGIC_MASK	0x78
     55  1.1  tsutsui #define FE_FMV0_MAGIC_VALUE	0x50
     56  1.1  tsutsui 
     57  1.1  tsutsui /* Model identification.  */
     58  1.1  tsutsui #define FE_FMV0_MODEL		0x07
     59  1.1  tsutsui #define FE_FMV0_MODEL_FMV181	0x05	/* FMV-181/181A		*/
     60  1.1  tsutsui #define FE_FMV0_MODEL_FMV182	0x03	/* FMV-182/182A/184	*/
     61  1.1  tsutsui #define FE_FMV0_MODEL_FMV183	0x04	/* FMV-183		*/
     62  1.1  tsutsui 
     63  1.1  tsutsui /* Card type ID */
     64  1.1  tsutsui #define FE_FMV1_MAGIC_MASK	0xB0
     65  1.1  tsutsui #define FE_FMV1_MAGIC_VALUE	0x00
     66  1.1  tsutsui #define FE_FMV1_CARDID_REV	0x0F
     67  1.1  tsutsui #define FE_FMV1_CARDID_REV_A	0x01	/* FMV-181A/182A	*/
     68  1.1  tsutsui #define FE_FMV1_CARDID_PNP	0x08	/* FMV-183/184		*/
     69  1.1  tsutsui 
     70  1.1  tsutsui /* I/O port address assignment.  */
     71  1.1  tsutsui #define FE_FMV2_ADDR		0x07
     72  1.1  tsutsui #define FE_FMV2_ADDR_SHIFT	0
     73  1.1  tsutsui 
     74  1.1  tsutsui /* Boot ROM address assignment.  */
     75  1.1  tsutsui #define FE_FMV2_ROM		0x38
     76  1.1  tsutsui #define FE_FMV2_ROM_SHIFT	3
     77  1.1  tsutsui 
     78  1.1  tsutsui /* IRQ assignment.  */
     79  1.1  tsutsui #define FE_FMV2_IRQ		0xC0
     80  1.1  tsutsui #define FE_FMV2_IRQ_SHIFT	6
     81  1.1  tsutsui 
     82  1.1  tsutsui /* Hardware(?) enable flag.  */
     83  1.1  tsutsui #define FE_FMV3_ENABLE_FLAG	0x80
     84  1.1  tsutsui 
     85  1.1  tsutsui /* Extra bits in FMV3 register.  Always 0?  */
     86  1.1  tsutsui #define FE_FMV3_EXTRA_MASK	0x7F
     87  1.1  tsutsui #define FE_FMV3_EXTRA_VALUE	0x00
     88