Home | History | Annotate | Line # | Download | only in ic
lancereg.h revision 1.1
      1 /*	$NetBSD: lancereg.h,v 1.1 1998/07/21 17:26:46 drochner Exp $	*/
      2 
      3 /*-
      4  * Copyright (c) 1995 Charles M. Hannum.  All rights reserved.
      5  * Copyright (c) 1992, 1993
      6  *	The Regents of the University of California.  All rights reserved.
      7  *
      8  * This code is derived from software contributed to Berkeley by
      9  * Ralph Campbell and Rick Macklem.
     10  *
     11  * Redistribution and use in source and binary forms, with or without
     12  * modification, are permitted provided that the following conditions
     13  * are met:
     14  * 1. Redistributions of source code must retain the above copyright
     15  *    notice, this list of conditions and the following disclaimer.
     16  * 2. Redistributions in binary form must reproduce the above copyright
     17  *    notice, this list of conditions and the following disclaimer in the
     18  *    documentation and/or other materials provided with the distribution.
     19  * 3. All advertising materials mentioning features or use of this software
     20  *    must display the following acknowledgement:
     21  *	This product includes software developed by the University of
     22  *	California, Berkeley and its contributors.
     23  * 4. Neither the name of the University nor the names of its contributors
     24  *    may be used to endorse or promote products derived from this software
     25  *    without specific prior written permission.
     26  *
     27  * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
     28  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
     29  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
     30  * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
     31  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
     32  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
     33  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     34  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
     35  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
     36  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
     37  * SUCH DAMAGE.
     38  *
     39  *	@(#)if_lereg.h	8.1 (Berkeley) 6/10/93
     40  */
     41 
     42 #define	LEBLEN		1536	/* ETHERMTU + header + CRC */
     43 #define	LEMINSIZE	60	/* should be 64 if mode DTCR is set */
     44 
     45 #define	LE_INITADDR(sc)		(sc->sc_initaddr)
     46 #define	LE_RMDADDR(sc, bix)	(sc->sc_rmdaddr + sizeof(struct lermd) * (bix))
     47 #define	LE_TMDADDR(sc, bix)	(sc->sc_tmdaddr + sizeof(struct letmd) * (bix))
     48 #define	LE_RBUFADDR(sc, bix)	(sc->sc_rbufaddr[bix])
     49 #define	LE_TBUFADDR(sc, bix)	(sc->sc_tbufaddr[bix])
     50 
     51 /* register addresses */
     52 #define	LE_CSR0		0x0000		/* Control and status register */
     53 #define	LE_CSR1		0x0001		/* low address of init block */
     54 #define	LE_CSR2		0x0002		/* high address of init block */
     55 #define	LE_CSR3		0x0003		/* Bus master and control */
     56 
     57 /* Control and status register 0 (csr0) */
     58 #define	LE_C0_ERR	0x8000		/* error summary */
     59 #define	LE_C0_BABL	0x4000		/* transmitter timeout error */
     60 #define	LE_C0_CERR	0x2000		/* collision */
     61 #define	LE_C0_MISS	0x1000		/* missed a packet */
     62 #define	LE_C0_MERR	0x0800		/* memory error */
     63 #define	LE_C0_RINT	0x0400		/* receiver interrupt */
     64 #define	LE_C0_TINT	0x0200		/* transmitter interrupt */
     65 #define	LE_C0_IDON	0x0100		/* initalization done */
     66 #define	LE_C0_INTR	0x0080		/* interrupt condition */
     67 #define	LE_C0_INEA	0x0040		/* interrupt enable */
     68 #define	LE_C0_RXON	0x0020		/* receiver on */
     69 #define	LE_C0_TXON	0x0010		/* transmitter on */
     70 #define	LE_C0_TDMD	0x0008		/* transmit demand */
     71 #define	LE_C0_STOP	0x0004		/* disable all external activity */
     72 #define	LE_C0_STRT	0x0002		/* enable external activity */
     73 #define	LE_C0_INIT	0x0001		/* begin initalization */
     74 
     75 #define	LE_C0_BITS \
     76     "\20\20ERR\17BABL\16CERR\15MISS\14MERR\13RINT\
     77 \12TINT\11IDON\10INTR\07INEA\06RXON\05TXON\04TDMD\03STOP\02STRT\01INIT"
     78 
     79 /* Control and status register 3 (csr3) */
     80 #define	LE_C3_BSWP	0x0004		/* byte swap */
     81 #define	LE_C3_ACON	0x0002		/* ALE control, eh? */
     82 #define	LE_C3_BCON	0x0001		/* byte control */
     83 
     84 /* Initialzation block (mode) */
     85 #define	LE_MODE_PROM	0x8000		/* promiscuous mode */
     86 /*			0x7f80		   reserved, must be zero */
     87 /* 0x4000 - 0x0080 are not available on LANCE 7990 */
     88 #define	LE_MODE_DRCVBC	0x4000		/* disable receive brodcast */
     89 #define	LE_MODE_DRCVPA	0x2000		/* disable physical address detection */
     90 #define	LE_MODE_DLNKTST	0x1000		/* disable link status */
     91 #define	LE_MODE_DAPC	0x0800		/* disable automatic polarity correction */
     92 #define	LE_MODE_MENDECL	0x0400		/* MENDEC loopback mode */
     93 #define	LE_MODE_LRTTSEL	0x0200		/* lower receice threshold /
     94 					   transmit mode selection */
     95 #define	LE_MODE_PSEL1	0x0100		/* port selection bit1 */
     96 #define	LE_MODE_PSEL0	0x0080		/* port selection bit0 */
     97 #define	LE_MODE_INTL	0x0040		/* internal loopback */
     98 #define	LE_MODE_DRTY	0x0020		/* disable retry */
     99 #define	LE_MODE_COLL	0x0010		/* force a collision */
    100 #define	LE_MODE_DTCR	0x0008		/* disable transmit CRC */
    101 #define	LE_MODE_LOOP	0x0004		/* loopback mode */
    102 #define	LE_MODE_DTX	0x0002		/* disable transmitter */
    103 #define	LE_MODE_DRX	0x0001		/* disable receiver */
    104 #define	LE_MODE_NORMAL	0		/* none of the above */
    105