Home | History | Annotate | Line # | Download | only in ic
      1  1.9  ragge /*      $NetBSD: sgecvar.h,v 1.9 2017/05/22 17:23:49 ragge Exp $ */
      2  1.1  ragge /*
      3  1.1  ragge  * Copyright (c) 1999 Ludd, University of Lule}, Sweden. All rights reserved.
      4  1.1  ragge  *
      5  1.1  ragge  * Redistribution and use in source and binary forms, with or without
      6  1.1  ragge  * modification, are permitted provided that the following conditions
      7  1.1  ragge  * are met:
      8  1.1  ragge  * 1. Redistributions of source code must retain the above copyright
      9  1.1  ragge  *    notice, this list of conditions and the following disclaimer.
     10  1.1  ragge  * 2. Redistributions in binary form must reproduce the above copyright
     11  1.1  ragge  *    notice, this list of conditions and the following disclaimer in the
     12  1.1  ragge  *    documentation and/or other materials provided with the distribution.
     13  1.1  ragge  *
     14  1.1  ragge  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     15  1.1  ragge  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     16  1.1  ragge  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     17  1.1  ragge  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     18  1.1  ragge  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     19  1.1  ragge  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     20  1.1  ragge  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     21  1.1  ragge  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     22  1.1  ragge  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
     23  1.1  ragge  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     24  1.1  ragge  */
     25  1.1  ragge 
     26  1.3   matt #ifndef _DEV_IC_SGECVAR_H_
     27  1.3   matt #define _DEV_IC_SGECVAR_H_
     28  1.3   matt 
     29  1.1  ragge #define RXDESCS	30	/* # of receive descriptors */
     30  1.1  ragge #define TXDESCS	60	/* # transmit descs */
     31  1.1  ragge 
     32  1.1  ragge /*
     33  1.1  ragge  * Descriptors must be an even number; optimisation thing.
     34  1.1  ragge  */
     35  1.1  ragge struct ze_cdata {
     36  1.1  ragge 	struct ze_rdes	zc_recv[RXDESCS+2];	/* Receive descriptors */
     37  1.1  ragge 	struct ze_tdes	zc_xmit[TXDESCS+2];	/* Transmit descriptors */
     38  1.1  ragge 	u_int8_t	zc_setup[128];		/* Setup packet layout */
     39  1.1  ragge };
     40  1.1  ragge 
     41  1.1  ragge struct	ze_softc {
     42  1.8   matt 	device_t	sc_dev;		/* Configuration common part	*/
     43  1.2   matt 	struct evcnt	sc_intrcnt;	/* Interrupt counters		*/
     44  1.7   matt 	struct evcnt	sc_rxintrcnt;	/* Interrupt counters		*/
     45  1.7   matt 	struct evcnt	sc_txintrcnt;	/* Interrupt counters		*/
     46  1.7   matt 	struct evcnt	sc_txdraincnt;	/* Interrupt counters		*/
     47  1.7   matt 	struct evcnt	sc_nobufintrcnt; /* Interrupt counters		*/
     48  1.7   matt 	struct evcnt	sc_nointrcnt;	/* Interrupt counters		*/
     49  1.1  ragge 	struct ethercom sc_ec;		/* Ethernet common part		*/
     50  1.1  ragge #define sc_if	sc_ec.ec_if		/* network-visible interface	*/
     51  1.1  ragge 	bus_space_tag_t sc_iot;
     52  1.1  ragge 	bus_addr_t	sc_ioh;
     53  1.1  ragge 	bus_dma_tag_t	sc_dmat;
     54  1.1  ragge 	struct ze_cdata *sc_zedata;	/* Descriptor struct		*/
     55  1.1  ragge 	struct ze_cdata *sc_pzedata;	/* Physical address of above	*/
     56  1.1  ragge 	bus_dmamap_t	sc_cmap;	/* Map for control structures	*/
     57  1.1  ragge 	struct mbuf*	sc_txmbuf[TXDESCS];
     58  1.1  ragge 	struct mbuf*	sc_rxmbuf[RXDESCS];
     59  1.1  ragge 	bus_dmamap_t	sc_xmtmap[TXDESCS];
     60  1.1  ragge 	bus_dmamap_t	sc_rcvmap[RXDESCS];
     61  1.1  ragge 	int		sc_intvec;	/* Interrupt vector		*/
     62  1.1  ragge 	int		sc_nexttx;
     63  1.7   matt 	int		sc_txcnt;
     64  1.1  ragge 	int		sc_inq;
     65  1.1  ragge 	int		sc_lastack;
     66  1.1  ragge 	int		sc_nextrx;
     67  1.1  ragge 	int		sc_setup;	/* Setup packet in queue	*/
     68  1.1  ragge 	u_int8_t 	sc_enaddr[ETHER_ADDR_LEN];
     69  1.1  ragge };
     70  1.1  ragge 
     71  1.4  perry void	sgec_attach(struct ze_softc *);
     72  1.4  perry int	sgec_intr(struct ze_softc *);
     73  1.3   matt 
     74  1.3   matt #endif /* _DEV_IC_SGECVAR_H_ */
     75