gtmpsc.c revision 1.5 1 1.5 matt /* $NetBSD: gtmpsc.c,v 1.5 2003/03/24 20:03:23 matt Exp $ */
2 1.1 matt
3 1.1 matt /*
4 1.1 matt * Copyright (c) 2002 Allegro Networks, Inc., Wasabi Systems, Inc.
5 1.1 matt * All rights reserved.
6 1.1 matt *
7 1.1 matt * Redistribution and use in source and binary forms, with or without
8 1.1 matt * modification, are permitted provided that the following conditions
9 1.1 matt * are met:
10 1.1 matt * 1. Redistributions of source code must retain the above copyright
11 1.1 matt * notice, this list of conditions and the following disclaimer.
12 1.1 matt * 2. Redistributions in binary form must reproduce the above copyright
13 1.1 matt * notice, this list of conditions and the following disclaimer in the
14 1.1 matt * documentation and/or other materials provided with the distribution.
15 1.1 matt * 3. All advertising materials mentioning features or use of this software
16 1.1 matt * must display the following acknowledgement:
17 1.1 matt * This product includes software developed for the NetBSD Project by
18 1.1 matt * Allegro Networks, Inc., and Wasabi Systems, Inc.
19 1.1 matt * 4. The name of Allegro Networks, Inc. may not be used to endorse
20 1.1 matt * or promote products derived from this software without specific prior
21 1.1 matt * written permission.
22 1.1 matt * 5. The name of Wasabi Systems, Inc. may not be used to endorse
23 1.1 matt * or promote products derived from this software without specific prior
24 1.1 matt * written permission.
25 1.1 matt *
26 1.1 matt * THIS SOFTWARE IS PROVIDED BY ALLEGRO NETWORKS, INC. AND
27 1.1 matt * WASABI SYSTEMS, INC. ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES,
28 1.1 matt * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY
29 1.1 matt * AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
30 1.1 matt * IN NO EVENT SHALL EITHER ALLEGRO NETWORKS, INC. OR WASABI SYSTEMS, INC.
31 1.1 matt * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
32 1.1 matt * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
33 1.1 matt * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
34 1.1 matt * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
35 1.1 matt * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
36 1.1 matt * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
37 1.1 matt * POSSIBILITY OF SUCH DAMAGE.
38 1.1 matt */
39 1.1 matt
40 1.1 matt /*
41 1.1 matt * mpsc.c - MPSC serial driver, supports UART mode only
42 1.1 matt *
43 1.1 matt *
44 1.1 matt * creation Mon Apr 9 19:40:15 PDT 2001 cliff
45 1.1 matt */
46 1.1 matt
47 1.1 matt #include "opt_kgdb.h"
48 1.1 matt
49 1.1 matt #include <sys/param.h>
50 1.1 matt #include <sys/conf.h>
51 1.1 matt #include <sys/device.h>
52 1.1 matt #include <sys/proc.h>
53 1.1 matt #include <sys/systm.h>
54 1.1 matt #include <sys/tty.h>
55 1.1 matt #include <sys/callout.h>
56 1.1 matt #include <sys/fcntl.h>
57 1.1 matt #ifdef KGDB
58 1.1 matt #include <sys/kernel.h>
59 1.1 matt #include <sys/kgdb.h>
60 1.1 matt #endif
61 1.1 matt #include <powerpc/atomic.h>
62 1.1 matt #include <dev/cons.h>
63 1.1 matt #include <machine/bus.h>
64 1.1 matt #include <machine/cpu.h> /* for DELAY */
65 1.1 matt #include <machine/stdarg.h>
66 1.1 matt #include "gtmpsc.h"
67 1.1 matt
68 1.1 matt
69 1.1 matt #include <dev/marvell/gtreg.h>
70 1.1 matt #include <dev/marvell/gtvar.h>
71 1.1 matt #include <dev/marvell/gtintrreg.h>
72 1.1 matt #include <dev/marvell/gtmpscreg.h>
73 1.1 matt #include <dev/marvell/gtsdmareg.h>
74 1.1 matt #include <dev/marvell/gtmpscvar.h>
75 1.1 matt #include <dev/marvell/gtbrgreg.h>
76 1.1 matt
77 1.1 matt /*
78 1.1 matt * XXX these delays were derived empiracaly
79 1.1 matt */
80 1.1 matt #define GTMPSC_POLL_DELAY 1 /* 1 usec */
81 1.5 matt /*
82 1.5 matt * Wait 2 characters time for RESET_DELAY
83 1.5 matt */
84 1.5 matt #define GTMPSC_RESET_DELAY (2*8*1000000 / GT_MPSC_DEFAULT_BAUD_RATE)
85 1.1 matt
86 1.1 matt #define BURSTLEN 128
87 1.1 matt
88 1.1 matt /*
89 1.1 matt * stat values for gtmpsc_common_pollc
90 1.1 matt */
91 1.1 matt #define GTMPSC_STAT_NONE 0
92 1.1 matt #define GTMPSC_STAT_BREAK 1
93 1.1 matt
94 1.1 matt
95 1.1 matt #define PRINTF(x) gtmpsc_mem_printf x
96 1.1 matt
97 1.1 matt #if defined(DEBUG)
98 1.5 matt unsigned int gtmpsc_debug = 0;
99 1.1 matt # define STATIC
100 1.5 matt # define DPRINTF(x) do { if (gtmpsc_debug) gtmpsc_mem_printf x ; } while (0)
101 1.1 matt #else
102 1.1 matt # define STATIC static
103 1.1 matt # define DPRINTF(x)
104 1.1 matt #endif
105 1.1 matt
106 1.1 matt #define GTMPSCUNIT_MASK 0x7ffff
107 1.1 matt #define GTMPSCDIALOUT_MASK 0x80000
108 1.1 matt
109 1.1 matt #define GTMPSCUNIT(x) (minor(x) & GTMPSCUNIT_MASK)
110 1.1 matt #define GTMPSCDIALOUT(x) (minor(x) & GTMPSCDIALOUT_MASK)
111 1.1 matt
112 1.2 matt STATIC void gtmpscinit(struct gtmpsc_softc *);
113 1.2 matt STATIC int gtmpscmatch(struct device *, struct cfdata *, void *);
114 1.2 matt STATIC void gtmpscattach(struct device *, struct device *, void *);
115 1.2 matt STATIC int compute_cdv(unsigned int);
116 1.2 matt STATIC void gtmpsc_loadchannelregs(struct gtmpsc_softc *);
117 1.2 matt STATIC void gtmpscshutdown(struct gtmpsc_softc *);
118 1.2 matt STATIC void gtmpscstart(struct tty *);
119 1.2 matt STATIC int gtmpscparam(struct tty *, struct termios *);
120 1.2 matt STATIC int gtmpsc_probe(void);
121 1.2 matt STATIC int gtmpsc_intr(void *);
122 1.3 matt STATIC void gtmpsc_softintr(void *);
123 1.1 matt
124 1.2 matt STATIC void gtmpsc_common_putn(struct gtmpsc_softc *);
125 1.2 matt STATIC void gtmpsc_common_putc(unsigned int, unsigned char);
126 1.2 matt STATIC int gtmpsc_common_getc(unsigned int);
127 1.2 matt STATIC int gtmpsc_common_pollc(unsigned int, char *, int *);
128 1.2 matt STATIC void gtmpsc_poll(void *);
129 1.1 matt #ifdef KGDB
130 1.2 matt STATIC void gtmpsc_kgdb_poll(void *);
131 1.1 matt #endif
132 1.2 matt STATIC void gtmpsc_mem_printf(const char *, ...);
133 1.1 matt
134 1.1 matt STATIC void gtmpsc_txdesc_init(gtmpsc_poll_sdma_t *, gtmpsc_poll_sdma_t *);
135 1.1 matt STATIC void gtmpsc_rxdesc_init(gtmpsc_poll_sdma_t *, gtmpsc_poll_sdma_t *);
136 1.1 matt STATIC unsigned int gtmpsc_get_causes(void);
137 1.3 matt STATIC void gtmpsc_hackinit(struct gtmpsc_softc *, bus_space_tag_t,
138 1.3 matt bus_space_handle_t, int);
139 1.1 matt STATIC void gtmpscinit_stop(struct gtmpsc_softc *, int);
140 1.1 matt STATIC void gtmpscinit_start(struct gtmpsc_softc *, int);
141 1.2 matt #if 0
142 1.1 matt void gtmpsc_printf(const char *fmt, ...);
143 1.2 matt #endif
144 1.1 matt void gtmpsc_puts(char *);
145 1.1 matt
146 1.2 matt void gtmpsccnprobe(struct consdev *);
147 1.2 matt void gtmpsccninit(struct consdev *);
148 1.2 matt int gtmpsccngetc(dev_t);
149 1.2 matt void gtmpsccnputc(dev_t, int);
150 1.2 matt void gtmpsccnpollc(dev_t, int);
151 1.2 matt void gtmpsccnhalt(dev_t);
152 1.2 matt
153 1.2 matt STATIC void gtmpsc_txflush(gtmpsc_softc_t *);
154 1.2 matt STATIC void gtmpsc_iflush(gtmpsc_softc_t *);
155 1.2 matt STATIC void gtmpsc_shutdownhook(void *);
156 1.1 matt
157 1.1 matt dev_type_open(gtmpscopen);
158 1.1 matt dev_type_close(gtmpscclose);
159 1.1 matt dev_type_read(gtmpscread);
160 1.1 matt dev_type_write(gtmpscwrite);
161 1.1 matt dev_type_ioctl(gtmpscioctl);
162 1.1 matt dev_type_stop(gtmpscstop);
163 1.1 matt dev_type_tty(gtmpsctty);
164 1.1 matt dev_type_poll(gtmpscpoll);
165 1.1 matt
166 1.1 matt const struct cdevsw gtmpsc_cdevsw = {
167 1.1 matt gtmpscopen, gtmpscclose, gtmpscread, gtmpscwrite, gtmpscioctl,
168 1.1 matt gtmpscstop, gtmpsctty, gtmpscpoll, nommap, ttykqfilter, D_TTY
169 1.1 matt };
170 1.1 matt
171 1.1 matt CFATTACH_DECL(gtmpsc, sizeof(struct gtmpsc_softc),
172 1.1 matt gtmpscmatch, gtmpscattach, NULL, NULL);
173 1.1 matt
174 1.1 matt extern struct cfdriver gtmpsc_cd;
175 1.1 matt
176 1.4 matt static struct consdev gtmpsc_consdev = {
177 1.4 matt 0,
178 1.1 matt gtmpsccninit,
179 1.1 matt gtmpsccngetc,
180 1.1 matt gtmpsccnputc,
181 1.1 matt gtmpsccnpollc,
182 1.2 matt NULL, /* cn_bell */
183 1.4 matt gtmpsccnhalt,
184 1.1 matt NULL, /* cn_flush */
185 1.4 matt NODEV,
186 1.4 matt CN_NORMAL
187 1.1 matt };
188 1.1 matt
189 1.1 matt STATIC void *gtmpsc_sdma_ih = NULL;
190 1.1 matt
191 1.1 matt gtmpsc_softc_t *gtmpsc_scp[GTMPSC_NCHAN] = { 0 };
192 1.1 matt
193 1.1 matt STATIC int gt_reva_gtmpsc_bug;
194 1.1 matt unsigned int sdma_imask; /* soft copy of SDMA IMASK reg */
195 1.1 matt
196 1.1 matt #ifdef KGDB
197 1.1 matt #include <sys/kgdb.h>
198 1.1 matt
199 1.1 matt static int gtmpsc_kgdb_addr;
200 1.1 matt static int gtmpsc_kgdb_attached;
201 1.1 matt
202 1.1 matt int kgdb_break_immediate /* = 0 */ ;
203 1.1 matt
204 1.2 matt STATIC int gtmpsc_kgdb_getc(void *);
205 1.2 matt STATIC void gtmpsc_kgdb_putc(void *, int);
206 1.1 matt #endif /* KGDB */
207 1.1 matt
208 1.1 matt /*
209 1.1 matt * hacks for console initialization
210 1.1 matt * which happens prior to autoconfig "attach"
211 1.1 matt */
212 1.1 matt STATIC unsigned int gtmpsccninit_done = 0;
213 1.1 matt STATIC gtmpsc_softc_t gtmpsc_fake_softc;
214 1.1 matt STATIC unsigned char gtmpsc_earlybuf[NBPG] __attribute__ ((aligned(NBPG)));
215 1.1 matt STATIC unsigned char gtmpsc_fake_dmapage[NBPG] __attribute__ ((aligned(NBPG)));
216 1.1 matt
217 1.1 matt
218 1.1 matt #define GTMPSC_PRINT_BUF_SIZE 4096
219 1.1 matt STATIC unsigned char gtmpsc_print_buf[GTMPSC_PRINT_BUF_SIZE] = { 0 };
220 1.1 matt
221 1.1 matt unsigned int gtmpsc_poll_putc_cnt = 0;
222 1.1 matt unsigned int gtmpsc_poll_putn_cnt = 0;
223 1.1 matt unsigned int gtmpsc_poll_getc_cnt = 0;
224 1.1 matt unsigned int gtmpsc_poll_pollc_cnt = 0;
225 1.1 matt unsigned int gtmpsc_poll_putc_miss = 0;
226 1.1 matt unsigned int gtmpsc_poll_putn_miss = 0;
227 1.1 matt unsigned int gtmpsc_poll_getc_miss = 0;
228 1.1 matt unsigned int gtmpsc_poll_pollc_miss = 0;
229 1.1 matt
230 1.1 matt #ifndef SDMA_COHERENT
231 1.1 matt /*
232 1.1 matt * inlines to flush, invalidate cache
233 1.1 matt * required if DMA cache coherency is broken
234 1.1 matt * note that pointer `p' args are assumed to be cache aligned
235 1.1 matt * and the size is assumed to be one CACHELINESIZE block
236 1.1 matt */
237 1.1 matt
238 1.1 matt #define GTMPSC_CACHE_FLUSH(p) gtmpsc_cache_flush(p)
239 1.1 matt #define GTMPSC_CACHE_INVALIDATE(p) gtmpsc_cache_invalidate(p)
240 1.1 matt
241 1.1 matt static volatile inline void
242 1.1 matt gtmpsc_cache_flush(void *p)
243 1.1 matt {
244 1.1 matt __asm __volatile ("eieio; dcbf 0,%0; lwz %0,0(%0); sync;"
245 1.1 matt : "+r"(p):);
246 1.1 matt }
247 1.1 matt
248 1.1 matt static volatile inline void
249 1.1 matt gtmpsc_cache_invalidate(void *p)
250 1.1 matt {
251 1.1 matt __asm __volatile ("eieio; dcbi 0,%0; sync;" :: "r"(p));
252 1.1 matt }
253 1.1 matt #else
254 1.1 matt
255 1.1 matt #define GTMPSC_CACHE_FLUSH(p)
256 1.1 matt #define GTMPSC_CACHE_INVALIDATE(p)
257 1.1 matt
258 1.1 matt #endif /* SDMA_COHERENT */
259 1.1 matt
260 1.3 matt #define GT_READ(sc,o) \
261 1.3 matt bus_space_read_4((sc)->gtmpsc_memt, (sc)->gtmpsc_memh, (o))
262 1.3 matt #define GT_WRITE(sc,o,v) \
263 1.3 matt bus_space_write_4((sc)->gtmpsc_memt, (sc)->gtmpsc_memh, (o), (v))
264 1.1 matt
265 1.1 matt
266 1.3 matt #define SDMA_IMASK_ENABLE(sc, bit) do { \
267 1.1 matt unsigned int r; \
268 1.3 matt GT_WRITE(sc, SDMA_ICAUSE, ~(bit)); \
269 1.1 matt if (gt_reva_gtmpsc_bug) \
270 1.1 matt r = sdma_imask; \
271 1.1 matt else \
272 1.3 matt r = GT_READ(sc, SDMA_IMASK); \
273 1.1 matt r |= (bit); \
274 1.1 matt sdma_imask = r; \
275 1.3 matt GT_WRITE(sc, SDMA_IMASK, r); \
276 1.3 matt } while (/*CONSTCOND*/ 0)
277 1.1 matt
278 1.3 matt #define SDMA_IMASK_DISABLE(sc, bit) do { \
279 1.1 matt unsigned int r; \
280 1.1 matt if (gt_reva_gtmpsc_bug) \
281 1.1 matt r = sdma_imask; \
282 1.1 matt else \
283 1.3 matt r = GT_READ(sc, SDMA_IMASK); \
284 1.1 matt r &= ~(bit); \
285 1.1 matt sdma_imask = r; \
286 1.3 matt GT_WRITE(sc, SDMA_IMASK, r); \
287 1.3 matt } while (/*CONSTCOND*/ 0)
288 1.1 matt
289 1.1 matt static volatile inline unsigned int
290 1.1 matt desc_read(unsigned int *ip)
291 1.1 matt {
292 1.1 matt unsigned int rv;
293 1.1 matt
294 1.2 matt __asm __volatile ("lwzx %0,0,%1; eieio;"
295 1.1 matt : "=r"(rv) : "r"(ip));
296 1.1 matt return rv;
297 1.1 matt }
298 1.1 matt
299 1.1 matt static volatile inline void
300 1.1 matt desc_write(unsigned int *ip, unsigned int val)
301 1.1 matt {
302 1.2 matt __asm __volatile ("stwx %0,0,%1; eieio;"
303 1.1 matt :: "r"(val), "r"(ip));
304 1.1 matt }
305 1.1 matt
306 1.1 matt
307 1.1 matt /*
308 1.1 matt * gtmpsc_txdesc_init - set up TX descriptor ring
309 1.1 matt */
310 1.1 matt STATIC void
311 1.1 matt gtmpsc_txdesc_init(gtmpsc_poll_sdma_t *vmps, gtmpsc_poll_sdma_t *pmps)
312 1.1 matt {
313 1.1 matt int n;
314 1.1 matt sdma_desc_t *dp;
315 1.1 matt gtmpsc_polltx_t *vtxp;
316 1.1 matt gtmpsc_polltx_t *ptxp;
317 1.1 matt gtmpsc_polltx_t *next_ptxp;
318 1.1 matt gtmpsc_polltx_t *first_ptxp;
319 1.1 matt
320 1.1 matt first_ptxp = ptxp = &pmps->tx[0];
321 1.1 matt vtxp = &vmps->tx[0];
322 1.1 matt next_ptxp = ptxp + 1;
323 1.1 matt for (n = (GTMPSC_NTXDESC - 1); n--; ) {
324 1.1 matt dp = &vtxp->txdesc;
325 1.1 matt desc_write(&dp->sdma_csr, 0);
326 1.1 matt desc_write(&dp->sdma_cnt, 0);
327 1.1 matt desc_write(&dp->sdma_bufp, (u_int32_t)&ptxp->txbuf);
328 1.1 matt desc_write(&dp->sdma_next, (u_int32_t)&next_ptxp->txdesc);
329 1.1 matt GTMPSC_CACHE_FLUSH(dp);
330 1.1 matt vtxp++;
331 1.1 matt ptxp++;
332 1.1 matt next_ptxp++;
333 1.1 matt }
334 1.1 matt dp = &vtxp->txdesc;
335 1.1 matt desc_write(&dp->sdma_csr, 0);
336 1.1 matt desc_write(&dp->sdma_cnt, 0);
337 1.1 matt desc_write(&dp->sdma_bufp, (u_int32_t)&ptxp->txbuf);
338 1.1 matt desc_write(&dp->sdma_next, (u_int32_t)&first_ptxp->txdesc);
339 1.1 matt GTMPSC_CACHE_FLUSH(dp);
340 1.1 matt }
341 1.1 matt
342 1.1 matt /*
343 1.1 matt * gtmpsc_rxdesc_init - set up RX descriptor ring
344 1.1 matt */
345 1.1 matt STATIC void
346 1.1 matt gtmpsc_rxdesc_init(gtmpsc_poll_sdma_t *vmps, gtmpsc_poll_sdma_t *pmps)
347 1.1 matt {
348 1.1 matt int n;
349 1.1 matt sdma_desc_t *dp;
350 1.1 matt gtmpsc_pollrx_t *vrxp;
351 1.1 matt gtmpsc_pollrx_t *prxp;
352 1.1 matt gtmpsc_pollrx_t *next_prxp;
353 1.1 matt gtmpsc_pollrx_t *first_prxp;
354 1.1 matt unsigned int csr;
355 1.1 matt
356 1.1 matt csr = SDMA_CSR_RX_L|SDMA_CSR_RX_F|SDMA_CSR_RX_OWN|SDMA_CSR_RX_EI;
357 1.1 matt first_prxp = prxp = &pmps->rx[0];
358 1.1 matt vrxp = &vmps->rx[0];
359 1.1 matt next_prxp = prxp + 1;
360 1.1 matt for (n = (GTMPSC_NRXDESC - 1); n--; ) {
361 1.1 matt dp = &vrxp->rxdesc;
362 1.1 matt desc_write(&dp->sdma_csr, csr);
363 1.1 matt desc_write(&dp->sdma_cnt,
364 1.1 matt GTMPSC_RXBUFSZ << SDMA_RX_CNT_BUFSZ_SHIFT);
365 1.1 matt desc_write(&dp->sdma_bufp, (u_int32_t)&prxp->rxbuf);
366 1.1 matt desc_write(&dp->sdma_next, (u_int32_t)&next_prxp->rxdesc);
367 1.1 matt GTMPSC_CACHE_FLUSH(dp);
368 1.1 matt vrxp++;
369 1.1 matt prxp++;
370 1.1 matt next_prxp++;
371 1.1 matt }
372 1.1 matt dp = &vrxp->rxdesc;
373 1.1 matt desc_write(&dp->sdma_csr, SDMA_CSR_RX_OWN);
374 1.1 matt desc_write(&dp->sdma_cnt,
375 1.1 matt GTMPSC_RXBUFSZ << SDMA_RX_CNT_BUFSZ_SHIFT);
376 1.1 matt desc_write(&dp->sdma_bufp, (u_int32_t)&prxp->rxbuf);
377 1.1 matt desc_write(&dp->sdma_next, (u_int32_t)&first_prxp->rxdesc);
378 1.1 matt GTMPSC_CACHE_FLUSH(dp);
379 1.1 matt }
380 1.1 matt
381 1.1 matt /*
382 1.1 matt * Compute the BRG countdown value (CDV in BRG_BCR)
383 1.1 matt */
384 1.1 matt
385 1.1 matt STATIC int
386 1.1 matt compute_cdv(unsigned int baud)
387 1.1 matt {
388 1.1 matt unsigned int cdv;
389 1.1 matt
390 1.1 matt if (baud == 0)
391 1.1 matt return 0;
392 1.4 matt cdv = (GT_MPSC_FREQUENCY / (baud * GTMPSC_CLOCK_DIVIDER) + 1) / 2 - 1;
393 1.1 matt if (cdv > BRG_BCR_CDV_MAX)
394 1.1 matt return -1;
395 1.1 matt return cdv;
396 1.1 matt }
397 1.1 matt
398 1.1 matt STATIC void
399 1.1 matt gtmpsc_loadchannelregs(struct gtmpsc_softc *sc)
400 1.1 matt {
401 1.1 matt u_int brg_bcr;
402 1.1 matt u_int unit;
403 1.1 matt
404 1.1 matt unit = sc->gtmpsc_unit;
405 1.1 matt brg_bcr = unit ? BRG_BCR1 : BRG_BCR0;
406 1.1 matt
407 1.3 matt GT_WRITE(sc, brg_bcr, sc->gtmpsc_brg_bcr);
408 1.3 matt GT_WRITE(sc, GTMPSC_U_CHRN(unit, 3), sc->gtmpsc_chr3);
409 1.1 matt }
410 1.1 matt
411 1.1 matt STATIC int
412 1.1 matt gtmpscmatch(struct device *parent, struct cfdata *self, void *aux)
413 1.1 matt {
414 1.3 matt struct gt_softc *gt = (struct gt_softc *) parent;
415 1.1 matt struct gt_attach_args *ga = aux;
416 1.1 matt
417 1.3 matt return GT_MPSCOK(gt, ga, >mpsc_cd);
418 1.1 matt }
419 1.1 matt
420 1.1 matt STATIC void
421 1.1 matt gtmpscattach(struct device *parent, struct device *self, void *aux)
422 1.1 matt {
423 1.1 matt struct gt_attach_args *ga = aux;
424 1.1 matt struct gt_softc *gt = (struct gt_softc *) parent;
425 1.1 matt struct gtmpsc_softc *sc = (struct gtmpsc_softc *) self;
426 1.1 matt gtmpsc_poll_sdma_t *vmps;
427 1.1 matt gtmpsc_poll_sdma_t *pmps;
428 1.1 matt struct tty *tp;
429 1.1 matt caddr_t kva;
430 1.1 matt int rsegs;
431 1.1 matt int err;
432 1.1 matt int s;
433 1.5 matt int is_console = 0;
434 1.1 matt
435 1.1 matt DPRINTF(("mpscattach\n"));
436 1.3 matt
437 1.3 matt GT_MPSCFOUND(gt, ga);
438 1.1 matt
439 1.1 matt s = splhigh();
440 1.1 matt
441 1.1 matt sc->gtmpsc_memt = ga->ga_memt;
442 1.3 matt sc->gtmpsc_memh = ga->ga_memh;
443 1.1 matt sc->gtmpsc_dmat = ga->ga_dmat;
444 1.1 matt sc->gtmpsc_unit = ga->ga_unit;
445 1.1 matt
446 1.4 matt aprint_normal(": SDMA");
447 1.1 matt err = bus_dmamem_alloc(sc->gtmpsc_dmat, NBPG, NBPG, NBPG,
448 1.4 matt sc->gtmpsc_dma_segs, 1, &rsegs, BUS_DMA_NOWAIT|BUS_DMA_ALLOCNOW);
449 1.1 matt if (err) {
450 1.1 matt PRINTF(("mpscattach: bus_dmamem_alloc error 0x%x\n", err));
451 1.1 matt splx(s);
452 1.1 matt return;
453 1.1 matt }
454 1.1 matt #ifndef SDMA_COHERENT
455 1.1 matt err = bus_dmamem_map(sc->gtmpsc_dmat, sc->gtmpsc_dma_segs, 1, NBPG,
456 1.4 matt &kva, BUS_DMA_NOWAIT);
457 1.1 matt #else
458 1.1 matt err = bus_dmamem_map(sc->gtmpsc_dmat, sc->gtmpsc_dma_segs, 1, NBPG,
459 1.4 matt &kva, BUS_DMA_NOWAIT|BUS_DMA_NOCACHE);
460 1.1 matt #endif
461 1.1 matt if (err) {
462 1.1 matt PRINTF(("mpscattach: bus_dmamem_map error 0x%x\n", err));
463 1.1 matt splx(s);
464 1.1 matt return;
465 1.1 matt }
466 1.1 matt
467 1.4 matt err = bus_dmamap_create(sc->gtmpsc_dmat, NBPG, 1, NBPG, NBPG,
468 1.4 matt BUS_DMA_NOWAIT|BUS_DMA_ALLOCNOW, &sc->gtmpsc_dma_map);
469 1.4 matt if (err) {
470 1.4 matt PRINTF(("mpscattach: bus_dmamap_create error 0x%x\n", err));
471 1.4 matt splx(s);
472 1.4 matt return;
473 1.4 matt }
474 1.4 matt
475 1.4 matt err = bus_dmamap_load(sc->gtmpsc_dmat, sc->gtmpsc_dma_map, kva, NBPG,
476 1.4 matt NULL, 0);
477 1.4 matt if (err) {
478 1.4 matt PRINTF(("mpscattach: bus_dmamap_load error 0x%x\n", err));
479 1.4 matt splx(s);
480 1.4 matt return;
481 1.4 matt }
482 1.4 matt memset(kva, 0, NBPG); /* paranoid/superfluous */
483 1.1 matt
484 1.1 matt vmps = (gtmpsc_poll_sdma_t *)kva; /* KVA */
485 1.4 matt pmps = (gtmpsc_poll_sdma_t *)sc->gtmpsc_dma_map->dm_segs[0].ds_addr; /* PA */
486 1.5 matt #if defined(DEBUG)
487 1.1 matt printf(" at %p/%p", vmps, pmps);
488 1.1 matt #endif
489 1.1 matt gtmpsc_txdesc_init(vmps, pmps);
490 1.1 matt gtmpsc_rxdesc_init(vmps, pmps);
491 1.1 matt sc->gtmpsc_poll_sdmapage = vmps;
492 1.1 matt
493 1.1 matt if (gtmpsc_scp[sc->gtmpsc_unit] != NULL)
494 1.1 matt gtmpsc_txflush(gtmpsc_scp[sc->gtmpsc_unit]);
495 1.1 matt
496 1.1 matt sc->gtmpsc_tty = tp = ttymalloc();
497 1.1 matt tp->t_oproc = gtmpscstart;
498 1.1 matt tp->t_param = gtmpscparam;
499 1.1 matt tty_attach(tp);
500 1.1 matt
501 1.3 matt if (gtmpsc_sdma_ih == NULL) {
502 1.3 matt gtmpsc_sdma_ih = intr_establish(IRQ_SDMA, IST_LEVEL, IPL_SERIAL,
503 1.1 matt gtmpsc_intr, &sc);
504 1.3 matt if (gtmpsc_sdma_ih == NULL)
505 1.1 matt panic("mpscattach: cannot intr_establish IRQ_SDMA");
506 1.3 matt }
507 1.1 matt
508 1.3 matt sc->sc_si = softintr_establish(IPL_SOFTSERIAL, gtmpsc_softintr, sc);
509 1.3 matt if (sc->sc_si == NULL)
510 1.3 matt panic("mpscattach: cannot softintr_establish IPL_SOFTSERIAL");
511 1.1 matt
512 1.1 matt shutdownhook_establish(gtmpsc_shutdownhook, sc);
513 1.1 matt
514 1.5 matt gtmpsc_scp[sc->gtmpsc_unit] = sc;
515 1.5 matt gtmpscinit(sc);
516 1.5 matt
517 1.5 matt if (cn_tab == >mpsc_consdev &&
518 1.5 matt cn_tab->cn_dev == makedev(0, sc->gtmpsc_unit)) {
519 1.5 matt cn_tab->cn_dev = makedev(cdevsw_lookup_major(>mpsc_cdevsw),
520 1.5 matt sc->gtmpsc_dev.dv_unit);
521 1.5 matt is_console = 1;
522 1.5 matt }
523 1.5 matt
524 1.5 matt aprint_normal(" irq %s%s\n",
525 1.5 matt intr_string(IRQ_SDMA),
526 1.5 matt (gt_reva_gtmpsc_bug) ? " [Rev A. bug]" : "");
527 1.5 matt
528 1.5 matt if (is_console)
529 1.5 matt aprint_normal("%s: console\n", sc->gtmpsc_dev.dv_xname);
530 1.5 matt
531 1.1 matt #ifdef DDB
532 1.5 matt if (is_console == 0)
533 1.3 matt SDMA_IMASK_ENABLE(sc, SDMA_INTR_RXBUF(sc->gtmpsc_unit));
534 1.1 matt #endif /* DDB */
535 1.1 matt
536 1.1 matt splx(s);
537 1.1 matt #ifdef KGDB
538 1.1 matt /*
539 1.1 matt * Allow kgdb to "take over" this port. If this is
540 1.1 matt * the kgdb device, it has exclusive use.
541 1.1 matt */
542 1.1 matt if (sc->gtmpsc_unit == comkgdbport) {
543 1.1 matt if (comkgdbport == 0) { /* FIXME */
544 1.1 matt printf("%s(kgdb): cannot share with console\n",
545 1.1 matt sc->gtmpsc_dev.dv_xname);
546 1.1 matt return;
547 1.1 matt }
548 1.1 matt
549 1.1 matt sc->gtmpsc_flags |= GTMPSCF_KGDB;
550 1.1 matt printf("%s: kgdb\n", sc->gtmpsc_dev.dv_xname);
551 1.1 matt gtmpsc_txflush(gtmpsc_scp[0]);
552 1.1 matt kgdb_attach(gtmpsc_kgdb_getc, gtmpsc_kgdb_putc, NULL);
553 1.1 matt kgdb_dev = 123; /* unneeded, only to satisfy some tests */
554 1.1 matt gtmpsc_kgdb_attached = 1;
555 1.3 matt SDMA_IMASK_ENABLE(sc, SDMA_INTR_RXBUF(sc->gtmpsc_unit));
556 1.1 matt kgdb_connect(1);
557 1.1 matt }
558 1.1 matt #endif /* KGDB */
559 1.1 matt }
560 1.1 matt
561 1.1 matt STATIC void
562 1.1 matt gtmpscshutdown(struct gtmpsc_softc *sc)
563 1.1 matt {
564 1.1 matt struct tty *tp;
565 1.1 matt int s;
566 1.1 matt
567 1.1 matt #ifdef KGDB
568 1.1 matt if (sc->gtmpsc_flags & GTMPSCF_KGDB != 0)
569 1.1 matt return;
570 1.1 matt #endif
571 1.1 matt tp = sc->gtmpsc_tty;
572 1.1 matt s = splserial();
573 1.1 matt /* Fake carrier off */
574 1.1 matt (void) (*tp->t_linesw->l_modem)(tp, 0);
575 1.3 matt SDMA_IMASK_DISABLE(sc, SDMA_INTR_RXBUF(sc->gtmpsc_unit));
576 1.1 matt splx(s);
577 1.1 matt }
578 1.1 matt
579 1.1 matt int
580 1.1 matt gtmpscopen(dev_t dev, int flag, int mode, struct proc *p)
581 1.1 matt {
582 1.1 matt struct gtmpsc_softc *sc;
583 1.1 matt int unit = GTMPSCUNIT(dev);
584 1.1 matt struct tty *tp;
585 1.1 matt int s;
586 1.1 matt int s2;
587 1.1 matt int error;
588 1.1 matt
589 1.1 matt if (unit >= gtmpsc_cd.cd_ndevs)
590 1.1 matt return ENXIO;
591 1.1 matt sc = gtmpsc_cd.cd_devs[unit];
592 1.1 matt if (!sc)
593 1.1 matt return ENXIO;
594 1.1 matt #ifdef KGDB
595 1.1 matt /*
596 1.1 matt * If this is the kgdb port, no other use is permitted.
597 1.1 matt */
598 1.1 matt if (sc->gtmpsc_flags & GTMPSCF_KGDB != 0)
599 1.1 matt return (EBUSY);
600 1.1 matt #endif
601 1.1 matt tp = sc->gtmpsc_tty;
602 1.1 matt if (ISSET(tp->t_state, TS_ISOPEN) &&
603 1.1 matt ISSET(tp->t_state, TS_XCLUDE) &&
604 1.1 matt p->p_ucred->cr_uid != 0)
605 1.1 matt return (EBUSY);
606 1.1 matt
607 1.1 matt s = spltty();
608 1.1 matt
609 1.1 matt if (!(tp->t_state & TS_ISOPEN)) {
610 1.1 matt struct termios t;
611 1.1 matt
612 1.1 matt tp->t_dev = dev;
613 1.1 matt s2 = splserial();
614 1.3 matt SDMA_IMASK_ENABLE(sc, SDMA_INTR_RXBUF(unit));
615 1.1 matt splx(s2);
616 1.1 matt t.c_ispeed = 0;
617 1.1 matt #if 0
618 1.1 matt t.c_ospeed = TTYDEF_SPEED;
619 1.1 matt #else
620 1.1 matt t.c_ospeed = GT_MPSC_DEFAULT_BAUD_RATE;
621 1.1 matt #endif
622 1.1 matt t.c_cflag = TTYDEF_CFLAG;
623 1.1 matt /* Make sure gtmpscparam() will do something. */
624 1.1 matt tp->t_ospeed = 0;
625 1.1 matt (void) gtmpscparam(tp, &t);
626 1.1 matt tp->t_iflag = TTYDEF_IFLAG;
627 1.1 matt tp->t_oflag = TTYDEF_OFLAG;
628 1.1 matt tp->t_lflag = TTYDEF_LFLAG;
629 1.1 matt ttychars(tp);
630 1.1 matt ttsetwater(tp);
631 1.1 matt s2 = splserial();
632 1.1 matt /* Clear the input ring */
633 1.1 matt sc->gtmpsc_rxfifo_putix = 0;
634 1.1 matt sc->gtmpsc_rxfifo_getix = 0;
635 1.1 matt sc->gtmpsc_rxfifo_navail = GTMPSC_RXFIFOSZ;
636 1.1 matt gtmpsc_iflush(sc);
637 1.1 matt splx(s2);
638 1.1 matt }
639 1.1 matt splx(s);
640 1.1 matt error = ttyopen(tp, GTMPSCDIALOUT(dev), ISSET(flag, O_NONBLOCK));
641 1.1 matt if (error)
642 1.1 matt goto bad;
643 1.1 matt
644 1.1 matt error = (*tp->t_linesw->l_open)(dev, tp);
645 1.1 matt if (error)
646 1.1 matt goto bad;
647 1.1 matt
648 1.1 matt return (0);
649 1.1 matt
650 1.1 matt bad:
651 1.1 matt if (!ISSET(tp->t_state, TS_ISOPEN) && tp->t_wopen == 0) {
652 1.1 matt /*
653 1.1 matt * We failed to open the device, and nobody else had it opened.
654 1.1 matt * Clean up the state as appropriate.
655 1.1 matt */
656 1.1 matt gtmpscshutdown(sc);
657 1.1 matt }
658 1.1 matt
659 1.1 matt return (error);
660 1.1 matt }
661 1.1 matt
662 1.1 matt int
663 1.1 matt gtmpscclose(dev_t dev, int flag, int mode, struct proc *p)
664 1.1 matt {
665 1.1 matt int unit = GTMPSCUNIT(dev);
666 1.1 matt struct gtmpsc_softc *sc = gtmpsc_cd.cd_devs[unit];
667 1.1 matt struct tty *tp = sc->gtmpsc_tty;
668 1.1 matt int s;
669 1.1 matt
670 1.1 matt s = splserial();
671 1.1 matt if (!ISSET(tp->t_state, TS_ISOPEN)) {
672 1.1 matt splx(s);
673 1.1 matt return (0);
674 1.1 matt }
675 1.1 matt
676 1.1 matt (*tp->t_linesw->l_close)(tp, flag);
677 1.1 matt ttyclose(tp);
678 1.1 matt if (!ISSET(tp->t_state, TS_ISOPEN) && tp->t_wopen == 0) {
679 1.1 matt /*
680 1.1 matt * Although we got a last close, the device may still be in
681 1.1 matt * use; e.g. if this was the dialout node, and there are still
682 1.1 matt * processes waiting for carrier on the non-dialout node.
683 1.1 matt */
684 1.1 matt gtmpscshutdown(sc);
685 1.1 matt }
686 1.1 matt
687 1.1 matt splx(s);
688 1.1 matt return (0);
689 1.1 matt }
690 1.1 matt
691 1.1 matt int
692 1.1 matt gtmpscread(dev_t dev, struct uio *uio, int flag)
693 1.1 matt {
694 1.1 matt struct gtmpsc_softc *sc = gtmpsc_cd.cd_devs[GTMPSCUNIT(dev)];
695 1.1 matt struct tty *tp = sc->gtmpsc_tty;
696 1.1 matt
697 1.1 matt return (*tp->t_linesw->l_read)(tp, uio, flag);
698 1.1 matt }
699 1.1 matt
700 1.1 matt int
701 1.1 matt gtmpscwrite(dev_t dev, struct uio *uio, int flag)
702 1.1 matt {
703 1.1 matt struct gtmpsc_softc *sc = gtmpsc_cd.cd_devs[GTMPSCUNIT(dev)];
704 1.1 matt struct tty *tp = sc->gtmpsc_tty;
705 1.1 matt
706 1.1 matt return (*tp->t_linesw->l_write)(tp, uio, flag);
707 1.1 matt }
708 1.1 matt
709 1.1 matt int
710 1.1 matt gtmpscpoll(dev_t dev, int events, struct proc *p)
711 1.1 matt {
712 1.1 matt struct gtmpsc_softc *sc = gtmpsc_cd.cd_devs[GTMPSCUNIT(dev)];
713 1.1 matt struct tty *tp = sc->gtmpsc_tty;
714 1.1 matt
715 1.1 matt return ((*tp->t_linesw->l_poll)(tp, events, p));
716 1.1 matt }
717 1.1 matt
718 1.1 matt int
719 1.1 matt gtmpscioctl(dev_t dev, u_long cmd, caddr_t data, int flag, struct proc *p)
720 1.1 matt {
721 1.1 matt struct gtmpsc_softc *sc = gtmpsc_cd.cd_devs[GTMPSCUNIT(dev)];
722 1.1 matt struct tty *tp = sc->gtmpsc_tty;
723 1.1 matt int error;
724 1.1 matt
725 1.1 matt if ((error = (*tp->t_linesw->l_ioctl)(tp, cmd, data, flag, p)) >= 0)
726 1.1 matt return error;
727 1.1 matt if ((error = ttioctl(tp, cmd, data, flag, p)) >= 0)
728 1.1 matt return error;
729 1.1 matt return ENOTTY;
730 1.1 matt }
731 1.1 matt
732 1.1 matt struct tty *
733 1.1 matt gtmpsctty(dev_t dev)
734 1.1 matt {
735 1.1 matt struct gtmpsc_softc *sc = gtmpsc_cd.cd_devs[GTMPSCUNIT(dev)];
736 1.1 matt
737 1.1 matt return sc->gtmpsc_tty;
738 1.1 matt }
739 1.1 matt
740 1.1 matt void
741 1.1 matt gtmpscstop(struct tty *tp, int flag)
742 1.1 matt {
743 1.1 matt }
744 1.1 matt
745 1.1 matt STATIC void
746 1.1 matt gtmpscstart(struct tty *tp)
747 1.1 matt {
748 1.4 matt struct gtmpsc_softc *sc;
749 1.1 matt unsigned char *tba;
750 1.1 matt unsigned int unit;
751 1.1 matt int s, s2, tbc;
752 1.1 matt
753 1.1 matt unit = GTMPSCUNIT(tp->t_dev);
754 1.4 matt sc = gtmpsc_cd.cd_devs[unit];
755 1.1 matt if (sc == NULL)
756 1.1 matt return;
757 1.1 matt
758 1.1 matt s = spltty();
759 1.1 matt if (tp->t_state & (TS_TIMEOUT | TS_BUSY | TS_TTSTOP))
760 1.1 matt goto out;
761 1.1 matt if (sc->sc_tx_stopped)
762 1.1 matt goto out;
763 1.1 matt if (tp->t_outq.c_cc <= tp->t_lowat) {
764 1.1 matt if ((tp->t_state & TS_ASLEEP) != 0) {
765 1.1 matt tp->t_state &= ~TS_ASLEEP;
766 1.1 matt wakeup(&tp->t_outq);
767 1.1 matt }
768 1.1 matt selwakeup(&tp->t_wsel);
769 1.1 matt if (tp->t_outq.c_cc == 0)
770 1.1 matt goto out;
771 1.1 matt }
772 1.1 matt
773 1.1 matt /* Grab the first contiguous region of buffer space. */
774 1.1 matt tba = tp->t_outq.c_cf;
775 1.1 matt tbc = ndqb(&tp->t_outq, 0);
776 1.1 matt
777 1.1 matt s2 = splserial();
778 1.1 matt
779 1.1 matt sc->sc_tba = tba;
780 1.1 matt sc->sc_tbc = tbc;
781 1.1 matt sc->cnt_tx_from_ldisc += tbc;
782 1.3 matt SDMA_IMASK_ENABLE(sc, SDMA_INTR_TXBUF(unit));
783 1.1 matt tp->t_state |= TS_BUSY;
784 1.1 matt sc->sc_tx_busy = 1;
785 1.1 matt gtmpsc_common_putn(sc);
786 1.1 matt
787 1.1 matt splx(s2);
788 1.1 matt out:
789 1.1 matt splx(s);
790 1.1 matt }
791 1.1 matt
792 1.1 matt STATIC int
793 1.1 matt gtmpscparam(struct tty *tp, struct termios *t)
794 1.1 matt {
795 1.1 matt struct gtmpsc_softc *sc = gtmpsc_cd.cd_devs[GTMPSCUNIT(tp->t_dev)];
796 1.1 matt int ospeed = compute_cdv(t->c_ospeed);
797 1.1 matt int s;
798 1.1 matt
799 1.1 matt /* Check requested parameters. */
800 1.1 matt if (ospeed < 0)
801 1.1 matt return (EINVAL);
802 1.1 matt if (t->c_ispeed && t->c_ispeed != t->c_ospeed)
803 1.1 matt return (EINVAL);
804 1.1 matt
805 1.1 matt /*
806 1.1 matt * If there were no changes, don't do anything. This avoids dropping
807 1.1 matt * input and improves performance when all we did was frob things like
808 1.1 matt * VMIN and VTIME.
809 1.1 matt */
810 1.1 matt if (tp->t_ospeed == t->c_ospeed &&
811 1.1 matt tp->t_cflag == t->c_cflag)
812 1.1 matt return (0);
813 1.1 matt
814 1.1 matt s = splserial();
815 1.1 matt
816 1.4 matt sc->gtmpsc_brg_bcr = BRG_BCR_EN | GT_MPSC_CLOCK_SOURCE | ospeed;
817 1.1 matt sc->gtmpsc_chr3 = GTMPSC_MAXIDLE(t->c_ospeed);
818 1.1 matt
819 1.1 matt /* And copy to tty. */
820 1.1 matt tp->t_ispeed = 0;
821 1.1 matt tp->t_ospeed = t->c_ospeed;
822 1.1 matt tp->t_cflag = t->c_cflag;
823 1.1 matt
824 1.1 matt if (!sc->sc_heldchange) {
825 1.1 matt if (sc->sc_tx_busy) {
826 1.1 matt sc->sc_heldtbc = sc->sc_tbc;
827 1.1 matt sc->sc_tbc = 0;
828 1.1 matt sc->sc_heldchange = 1;
829 1.1 matt } else
830 1.1 matt gtmpsc_loadchannelregs(sc);
831 1.1 matt }
832 1.1 matt
833 1.1 matt splx(s);
834 1.1 matt
835 1.1 matt /* Fake carrier on */
836 1.1 matt (void) (*tp->t_linesw->l_modem)(tp, 1);
837 1.1 matt
838 1.1 matt return 0;
839 1.1 matt }
840 1.1 matt
841 1.1 matt STATIC int
842 1.1 matt gtmpsc_probe(void)
843 1.1 matt {
844 1.1 matt return 1; /* XXX */
845 1.1 matt }
846 1.1 matt
847 1.1 matt STATIC unsigned int
848 1.1 matt gtmpsc_get_causes(void)
849 1.1 matt {
850 1.1 matt int i;
851 1.1 matt struct gtmpsc_softc *sc;
852 1.1 matt unsigned int cause = 0;
853 1.1 matt static unsigned int bits[4] = {
854 1.1 matt SDMA_INTR_RXBUF(0),
855 1.1 matt SDMA_INTR_TXBUF(0),
856 1.1 matt SDMA_INTR_RXBUF(1),
857 1.1 matt SDMA_INTR_TXBUF(1),
858 1.1 matt };
859 1.1 matt sdma_desc_t *desc_addr[4];
860 1.1 matt static unsigned int fake_once = SDMA_INTR_RXBUF(0)
861 1.1 matt | SDMA_INTR_RXBUF(1);
862 1.1 matt
863 1.1 matt desc_addr[0] = 0;
864 1.1 matt desc_addr[1] = 0;
865 1.1 matt desc_addr[2] = 0;
866 1.1 matt desc_addr[3] = 0;
867 1.1 matt sc = gtmpsc_cd.cd_devs[0];
868 1.1 matt if (sc != 0) {
869 1.1 matt if (sdma_imask & SDMA_INTR_RXBUF(0)) {
870 1.1 matt desc_addr[0] =
871 1.1 matt &sc->gtmpsc_poll_sdmapage->rx[sc->gtmpsc_poll_rxix].rxdesc;
872 1.1 matt GTMPSC_CACHE_INVALIDATE(desc_addr[0]);
873 1.2 matt __asm __volatile ("dcbt 0,%0" :: "r"(desc_addr[0]));
874 1.1 matt }
875 1.1 matt if (sdma_imask & SDMA_INTR_TXBUF(0)) {
876 1.1 matt desc_addr[1] =
877 1.1 matt &sc->gtmpsc_poll_sdmapage->tx[sc->gtmpsc_poll_txix].txdesc;
878 1.1 matt GTMPSC_CACHE_INVALIDATE(desc_addr[1]);
879 1.2 matt __asm __volatile ("dcbt 0,%0" :: "r"(desc_addr[1]));
880 1.1 matt }
881 1.1 matt }
882 1.1 matt sc = gtmpsc_cd.cd_devs[1];
883 1.1 matt if (sc != 0) {
884 1.1 matt if (sdma_imask & SDMA_INTR_RXBUF(1)) {
885 1.1 matt desc_addr[2] =
886 1.1 matt &sc->gtmpsc_poll_sdmapage->rx[sc->gtmpsc_poll_rxix].rxdesc;
887 1.1 matt GTMPSC_CACHE_INVALIDATE(desc_addr[2]);
888 1.2 matt __asm __volatile ("dcbt 0,%0" :: "r"(desc_addr[2]));
889 1.1 matt }
890 1.1 matt if (sdma_imask & SDMA_INTR_TXBUF(1)) {
891 1.1 matt desc_addr[3] =
892 1.1 matt &sc->gtmpsc_poll_sdmapage->tx[sc->gtmpsc_poll_txix].txdesc;
893 1.1 matt GTMPSC_CACHE_INVALIDATE(desc_addr[3]);
894 1.2 matt __asm __volatile ("dcbt 0,%0" :: "r"(desc_addr[3]));
895 1.1 matt }
896 1.1 matt }
897 1.1 matt
898 1.1 matt for (i = 0; i < 4; ++i)
899 1.1 matt if ((sdma_imask & bits[i]) && desc_addr[i] != 0 &&
900 1.1 matt (desc_addr[i]->sdma_csr & SDMA_CSR_TX_OWN) == 0)
901 1.1 matt cause |= bits[i];
902 1.1 matt if (fake_once & sdma_imask) {
903 1.1 matt cause |= fake_once & sdma_imask;
904 1.1 matt /* fake_once &= ~(cause & fake_once); */
905 1.1 matt }
906 1.1 matt return cause;
907 1.1 matt }
908 1.1 matt
909 1.1 matt STATIC int
910 1.1 matt gtmpsc_intr(void *arg)
911 1.1 matt {
912 1.1 matt struct gtmpsc_softc *sc;
913 1.1 matt unsigned int unit;
914 1.1 matt int spurious = 1;
915 1.1 matt unsigned int r;
916 1.1 matt unsigned int cause=0;
917 1.1 matt
918 1.1 matt if (gt_reva_gtmpsc_bug)
919 1.1 matt cause = gtmpsc_get_causes();
920 1.1 matt
921 1.1 matt #ifdef KGDB
922 1.1 matt if (kgdb_break_immediate) {
923 1.1 matt unit = comkgdbport;
924 1.1 matt sc = gtmpsc_cd.cd_devs[unit];
925 1.1 matt if (sc == 0 || (sc->gtmpsc_flags & GTMPSCF_KGDB) == 0)
926 1.1 matt goto skip_kgdb;
927 1.1 matt if (gt_reva_gtmpsc_bug)
928 1.1 matt r = cause & sdma_imask;
929 1.1 matt else {
930 1.3 matt r = GT_READ(sc, SDMA_ICAUSE);
931 1.3 matt r &= GT_READ(sc, SDMA_IMASK);
932 1.1 matt }
933 1.1 matt r &= SDMA_INTR_RXBUF(unit);
934 1.1 matt if (r == 0)
935 1.1 matt goto skip_kgdb;
936 1.3 matt GT_WRITE(sc, SDMA_ICAUSE, ~r);
937 1.1 matt spurious = 0;
938 1.1 matt gtmpsc_kgdb_poll(sc);
939 1.1 matt }
940 1.1 matt skip_kgdb:
941 1.1 matt #endif
942 1.1 matt for (unit = 0; unit < GTMPSC_NCHAN; ++unit) {
943 1.1 matt sc = gtmpsc_cd.cd_devs[unit];
944 1.1 matt if (sc == 0)
945 1.1 matt continue;
946 1.1 matt if (gt_reva_gtmpsc_bug)
947 1.1 matt r = cause & sdma_imask;
948 1.1 matt else {
949 1.3 matt r = GT_READ(sc, SDMA_ICAUSE);
950 1.3 matt r &= GT_READ(sc, SDMA_IMASK);
951 1.1 matt }
952 1.1 matt r &= SDMA_U_INTR_MASK(unit);
953 1.1 matt if (r == 0)
954 1.1 matt continue;
955 1.3 matt GT_WRITE(sc, SDMA_ICAUSE, ~r);
956 1.1 matt spurious = 0;
957 1.1 matt if (r & SDMA_INTR_RXBUF(unit)) {
958 1.1 matt #ifdef KGDB
959 1.1 matt if (sc->gtmpsc_flags & GTMPSCF_KGDB)
960 1.1 matt gtmpsc_kgdb_poll(sc);
961 1.1 matt else
962 1.1 matt #endif
963 1.1 matt gtmpsc_poll(sc);
964 1.1 matt }
965 1.1 matt if (r & SDMA_INTR_TXBUF(unit)) {
966 1.1 matt /*
967 1.1 matt * If we've delayed a parameter change, do it now,
968 1.1 matt * and restart output.
969 1.1 matt */
970 1.1 matt if (sc->sc_heldchange) {
971 1.1 matt gtmpsc_loadchannelregs(sc);
972 1.1 matt sc->sc_heldchange = 0;
973 1.1 matt sc->sc_tbc = sc->sc_heldtbc;
974 1.1 matt sc->sc_heldtbc = 0;
975 1.1 matt }
976 1.1 matt
977 1.1 matt /* Output the next chunk of the contiguous buffer,
978 1.1 matt if any. */
979 1.1 matt if (sc->sc_tbc > 0)
980 1.1 matt gtmpsc_common_putn(sc);
981 1.1 matt if (sc->sc_tbc == 0 && sc->sc_tx_busy) {
982 1.1 matt sc->sc_tx_busy = 0;
983 1.1 matt sc->sc_tx_done = 1;
984 1.3 matt softintr_schedule(sc->sc_si);
985 1.3 matt SDMA_IMASK_DISABLE(sc, SDMA_INTR_TXBUF(unit));
986 1.1 matt }
987 1.1 matt }
988 1.1 matt }
989 1.1 matt return 1;
990 1.1 matt /* return !spurious; */
991 1.1 matt }
992 1.1 matt
993 1.3 matt STATIC void
994 1.3 matt gtmpsc_softintr(void *arg)
995 1.1 matt {
996 1.3 matt struct gtmpsc_softc *sc = arg;
997 1.1 matt struct tty *tp;
998 1.2 matt int (*rint)(int, struct tty *);
999 1.1 matt int jobs;
1000 1.1 matt int s;
1001 1.1 matt
1002 1.3 matt tp = sc->gtmpsc_tty;
1003 1.3 matt rint = tp->t_linesw->l_rint;
1004 1.3 matt do {
1005 1.3 matt jobs = 0;
1006 1.3 matt if (sc->gtmpsc_rxfifo_navail < GTMPSC_RXFIFOSZ) {
1007 1.1 matt s = spltty();
1008 1.1 matt rint(sc->gtmpsc_rxfifo[sc->gtmpsc_rxfifo_getix++],
1009 1.1 matt tp);
1010 1.1 matt if (sc->gtmpsc_rxfifo_getix >= GTMPSC_RXFIFOSZ)
1011 1.1 matt sc->gtmpsc_rxfifo_getix = 0;
1012 1.1 matt ++sc->cnt_rx_from_fifo;
1013 1.1 matt /* atomic_add() returns the previous value */
1014 1.1 matt jobs += atomic_add(&sc->gtmpsc_rxfifo_navail, 1) + 1
1015 1.1 matt < GTMPSC_RXFIFOSZ;
1016 1.1 matt splx(s);
1017 1.3 matt }
1018 1.3 matt if (sc->sc_tx_done) {
1019 1.1 matt ++jobs;
1020 1.1 matt sc->sc_tx_done = 0;
1021 1.1 matt s = spltty();
1022 1.1 matt tp->t_state &= ~TS_BUSY;
1023 1.1 matt if ((tp->t_state & TS_FLUSH) != 0)
1024 1.1 matt tp->t_state &= ~TS_FLUSH;
1025 1.1 matt else
1026 1.1 matt ndflush(&tp->t_outq, (int)(sc->sc_tba - tp->t_outq.c_cf));
1027 1.1 matt (*tp->t_linesw->l_start)(tp);
1028 1.1 matt splx(s);
1029 1.3 matt }
1030 1.3 matt } while (jobs);
1031 1.1 matt }
1032 1.1 matt
1033 1.1 matt /*
1034 1.1 matt * Console support functions
1035 1.1 matt */
1036 1.1 matt void
1037 1.1 matt gtmpsccnprobe(struct consdev *cd)
1038 1.1 matt {
1039 1.1 matt int maj;
1040 1.1 matt /* {extern void return_to_dink(int); return_to_dink(gtbase);} */
1041 1.1 matt
1042 1.1 matt if (!gtmpsc_probe())
1043 1.1 matt return;
1044 1.1 matt
1045 1.1 matt maj = cdevsw_lookup_major(>mpsc_cdevsw);
1046 1.1 matt cd->cn_dev = makedev(maj, 0);
1047 1.1 matt cd->cn_pri = CN_INTERNAL;
1048 1.1 matt }
1049 1.1 matt
1050 1.1 matt /*
1051 1.1 matt * gtmpsc_hackinit - hacks required to supprt GTMPSC console
1052 1.1 matt */
1053 1.1 matt STATIC void
1054 1.3 matt gtmpsc_hackinit(struct gtmpsc_softc *sc, bus_space_tag_t memt,
1055 1.3 matt bus_space_handle_t memh, int unit)
1056 1.1 matt {
1057 1.1 matt gtmpsc_poll_sdma_t *vmps;
1058 1.1 matt gtmpsc_poll_sdma_t *pmps;
1059 1.1 matt
1060 1.1 matt DPRINTF(("hackinit\n"));
1061 1.1 matt
1062 1.1 matt bzero(sc, sizeof(struct gtmpsc_softc));
1063 1.3 matt sc->gtmpsc_memt = memt;
1064 1.3 matt sc->gtmpsc_memh = memh;
1065 1.3 matt sc->gtmpsc_unit = unit;
1066 1.1 matt gtmpsc_scp[sc->gtmpsc_unit] = sc;
1067 1.1 matt
1068 1.1 matt vmps = (gtmpsc_poll_sdma_t *)gtmpsc_fake_dmapage; /* KVA */
1069 1.1 matt pmps = (gtmpsc_poll_sdma_t *)gtmpsc_fake_dmapage; /* PA */
1070 1.1 matt
1071 1.1 matt gtmpsc_txdesc_init(vmps, pmps);
1072 1.1 matt gtmpsc_rxdesc_init(vmps, pmps);
1073 1.1 matt
1074 1.1 matt sc->gtmpsc_poll_sdmapage = vmps;
1075 1.1 matt }
1076 1.1 matt
1077 1.1 matt /*
1078 1.1 matt * gtmpsc_txflush - wait for output to drain
1079 1.1 matt */
1080 1.1 matt STATIC void
1081 1.1 matt gtmpsc_txflush(gtmpsc_softc_t *sc)
1082 1.1 matt {
1083 1.1 matt unsigned int csr;
1084 1.1 matt unsigned int *csrp;
1085 1.1 matt gtmpsc_polltx_t *vtxp;
1086 1.1 matt int limit = 4000000; /* 4 seconds */
1087 1.1 matt int ix;
1088 1.1 matt
1089 1.1 matt ix = sc->gtmpsc_poll_txix - 1;
1090 1.1 matt if (ix < 0)
1091 1.1 matt ix = GTMPSC_NTXDESC - 1;
1092 1.1 matt
1093 1.1 matt vtxp = &sc->gtmpsc_poll_sdmapage->tx[ix];
1094 1.1 matt csrp = &vtxp->txdesc.sdma_csr;
1095 1.1 matt while (limit > 0) {
1096 1.1 matt GTMPSC_CACHE_INVALIDATE(csrp);
1097 1.1 matt csr = desc_read(csrp);
1098 1.1 matt if ((csr & SDMA_CSR_TX_OWN) == 0)
1099 1.1 matt break;
1100 1.1 matt DELAY(GTMPSC_POLL_DELAY);
1101 1.1 matt limit -= GTMPSC_POLL_DELAY;
1102 1.1 matt }
1103 1.1 matt }
1104 1.1 matt
1105 1.1 matt STATIC void
1106 1.1 matt gtmpsc_iflush(gtmpsc_softc_t *sc)
1107 1.1 matt {
1108 1.1 matt int timo;
1109 1.1 matt char c;
1110 1.1 matt int stat;
1111 1.1 matt
1112 1.1 matt for (timo = 50000; timo; timo--)
1113 1.1 matt if (gtmpsc_common_pollc(sc->gtmpsc_unit, &c, &stat) == 0)
1114 1.1 matt return;
1115 1.1 matt #ifdef DIAGNOSTIC
1116 1.1 matt printf("%s: gtmpsc_iflush timeout %02x\n", sc->gtmpsc_dev.dv_xname, c);
1117 1.1 matt #endif
1118 1.1 matt }
1119 1.1 matt
1120 1.1 matt STATIC void
1121 1.1 matt gtmpscinit_stop(struct gtmpsc_softc *sc, int once)
1122 1.1 matt {
1123 1.1 matt unsigned int r;
1124 1.1 matt unsigned int unit = sc->gtmpsc_unit;
1125 1.1 matt
1126 1.1 matt /*
1127 1.1 matt * XXX HACK FIXME
1128 1.1 matt * PMON output has not been flushed. give him a chance
1129 1.1 matt */
1130 1.1 matt #if 1
1131 1.1 matt if (! once)
1132 1.1 matt DELAY(100000); /* XXX */
1133 1.1 matt #endif
1134 1.1 matt
1135 1.5 matt DPRINTF(("gtmpscinit_stop: unit 0x%x\n", unit));
1136 1.1 matt if (unit >= GTMPSC_NCHAN) {
1137 1.1 matt PRINTF(("mpscinit: undefined unit %d\n", sc->gtmpsc_unit));
1138 1.1 matt return;
1139 1.1 matt }
1140 1.1 matt
1141 1.1 matt sc->gtmpsc_chr2 = 0; /* Default value of CHR2 */
1142 1.1 matt
1143 1.1 matt /*
1144 1.1 matt * stop GTMPSC unit
1145 1.1 matt */
1146 1.1 matt r = sc->gtmpsc_chr2 | GTMPSC_CHR2_RXABORT|GTMPSC_CHR2_TXABORT;
1147 1.3 matt GT_WRITE(sc, GTMPSC_U_CHRN(unit, 2), r);
1148 1.1 matt
1149 1.1 matt DELAY(GTMPSC_RESET_DELAY);
1150 1.1 matt
1151 1.1 matt /*
1152 1.1 matt * abort SDMA TX, RX for GTMPSC unit
1153 1.1 matt */
1154 1.4 matt GT_WRITE(sc, SDMA_U_SDCM(unit), SDMA_SDCM_AR|SDMA_SDCM_AT);
1155 1.1 matt
1156 1.1 matt if (once == 0) {
1157 1.1 matt /*
1158 1.1 matt * Determine if this is the buggy GT-64260A case.
1159 1.1 matt * If this is, then most of GTMPSC and SDMA registers
1160 1.1 matt * are unreadable.
1161 1.1 matt * (They always yield -1).
1162 1.1 matt */
1163 1.3 matt GT_WRITE(sc, SDMA_IMASK, 0);
1164 1.3 matt r = GT_READ(sc, SDMA_IMASK);
1165 1.1 matt gt_reva_gtmpsc_bug = r == ~0;
1166 1.1 matt sdma_imask = 0;
1167 1.1 matt }
1168 1.1 matt /*
1169 1.1 matt * poll for GTMPSC RX abort completion
1170 1.1 matt */
1171 1.1 matt if (gt_reva_gtmpsc_bug) {
1172 1.1 matt /* Sync up with the device first */
1173 1.3 matt r = GT_READ(sc, GTMPSC_U_CHRN(unit, 2));
1174 1.1 matt DELAY(GTMPSC_RESET_DELAY);
1175 1.1 matt } else
1176 1.1 matt for (;;) {
1177 1.5 matt r = GT_READ(sc, GTMPSC_U_CHRN(unit, 2));
1178 1.1 matt if (! (r & GTMPSC_CHR2_RXABORT))
1179 1.1 matt break;
1180 1.1 matt }
1181 1.1 matt
1182 1.1 matt /*
1183 1.1 matt * poll for SDMA RX abort completion
1184 1.1 matt */
1185 1.1 matt for (;;) {
1186 1.3 matt r = GT_READ(sc, SDMA_U_SDCM(unit));
1187 1.5 matt if (! (r & (SDMA_SDCM_AR|SDMA_SDCM_AT)))
1188 1.1 matt break;
1189 1.5 matt DELAY(50);
1190 1.1 matt }
1191 1.1 matt
1192 1.1 matt }
1193 1.1 matt
1194 1.1 matt STATIC void
1195 1.1 matt gtmpscinit_start(struct gtmpsc_softc *sc, int once)
1196 1.1 matt {
1197 1.1 matt unsigned int r;
1198 1.1 matt unsigned int unit = sc->gtmpsc_unit;
1199 1.1 matt
1200 1.1 matt /*
1201 1.1 matt * initialize softc's "current" transfer indicies & counts
1202 1.1 matt */
1203 1.1 matt sc->gtmpsc_cx = 0;
1204 1.1 matt sc->gtmpsc_nc = 0;
1205 1.1 matt sc->gtmpsc_poll_txix = 0;
1206 1.1 matt sc->gtmpsc_poll_rxix = 0;
1207 1.1 matt
1208 1.1 matt /*
1209 1.1 matt * initialize softc's RX softintr FIFO
1210 1.1 matt */
1211 1.1 matt sc->gtmpsc_rxfifo_putix = 0;
1212 1.1 matt sc->gtmpsc_rxfifo_getix = 0;
1213 1.1 matt sc->gtmpsc_rxfifo_navail = GTMPSC_RXFIFOSZ;
1214 1.1 matt memset(&sc->gtmpsc_rxfifo[0], 0, GTMPSC_RXFIFOSZ);
1215 1.1 matt
1216 1.1 matt /*
1217 1.1 matt * set SDMA unit port TX descriptor pointers
1218 1.1 matt * "next" pointer of last descriptor is start of ring
1219 1.1 matt */
1220 1.1 matt r = desc_read(
1221 1.5 matt &sc->gtmpsc_poll_sdmapage->tx[GTMPSC_NTXDESC-1].txdesc.sdma_next);
1222 1.3 matt GT_WRITE(sc, SDMA_U_SCTDP(unit), r); /* current */
1223 1.5 matt (void)GT_READ(sc, SDMA_U_SCTDP(unit));
1224 1.3 matt GT_WRITE(sc, SDMA_U_SFTDP(unit), r); /* first */
1225 1.5 matt (void)GT_READ(sc, SDMA_U_SFTDP(unit));
1226 1.1 matt /*
1227 1.1 matt * set SDMA unit port RX descriptor pointer
1228 1.1 matt * "next" pointer of last descriptor is start of ring
1229 1.1 matt */
1230 1.1 matt r = desc_read(
1231 1.5 matt &sc->gtmpsc_poll_sdmapage->rx[GTMPSC_NRXDESC-1].rxdesc.sdma_next);
1232 1.3 matt GT_WRITE(sc, SDMA_U_SCRDP(unit), r); /* current */
1233 1.1 matt
1234 1.1 matt /*
1235 1.1 matt * initialize SDMA unit Configuration Register
1236 1.1 matt */
1237 1.1 matt r = SDMA_SDC_BSZ_8x64|SDMA_SDC_SFM|SDMA_SDC_RFT;
1238 1.3 matt GT_WRITE(sc, SDMA_U_SDC(unit), r);
1239 1.1 matt
1240 1.1 matt /*
1241 1.1 matt * enable SDMA receive
1242 1.1 matt */
1243 1.3 matt GT_WRITE(sc, SDMA_U_SDCM(unit), SDMA_SDCM_ERD);
1244 1.1 matt
1245 1.5 matt if (once == 0) {
1246 1.1 matt /*
1247 1.1 matt * GTMPSC Routing:
1248 1.1 matt * MR0 --> Serial Port 0
1249 1.1 matt * MR1 --> Serial Port 1
1250 1.1 matt */
1251 1.3 matt GT_WRITE(sc, GTMPSC_MRR, GTMPSC_MRR_RES);
1252 1.1 matt
1253 1.1 matt /*
1254 1.1 matt * RX and TX Clock Routing:
1255 1.1 matt * CRR0 --> BRG0
1256 1.1 matt * CRR1 --> BRG1
1257 1.1 matt */
1258 1.1 matt r = GTMPSC_CRR_BRG0 | (GTMPSC_CRR_BRG1 << GTMPSC_CRR1_SHIFT);
1259 1.3 matt GT_WRITE(sc, GTMPSC_RCRR, r);
1260 1.3 matt GT_WRITE(sc, GTMPSC_TCRR, r);
1261 1.1 matt }
1262 1.4 matt sc->gtmpsc_brg_bcr = BRG_BCR_EN | GT_MPSC_CLOCK_SOURCE |
1263 1.4 matt compute_cdv(GT_MPSC_DEFAULT_BAUD_RATE);
1264 1.1 matt sc->gtmpsc_chr3 = GTMPSC_MAXIDLE(GT_MPSC_DEFAULT_BAUD_RATE);
1265 1.1 matt gtmpsc_loadchannelregs(sc);
1266 1.1 matt
1267 1.1 matt /*
1268 1.1 matt * set MPSC Protocol configuration register for GTMPSC unit
1269 1.1 matt */
1270 1.3 matt GT_WRITE(sc, GTMPSC_U_MPCR(unit), GTMPSC_MPCR_CL_8);
1271 1.1 matt
1272 1.1 matt /*
1273 1.1 matt * set MPSC LO and HI port config registers for GTMPSC unit
1274 1.1 matt */
1275 1.1 matt r = GTMPSC_MMCR_LO_MODE_UART
1276 1.1 matt |GTMPSC_MMCR_LO_ET
1277 1.1 matt |GTMPSC_MMCR_LO_ER
1278 1.1 matt |GTMPSC_MMCR_LO_NLM;
1279 1.3 matt GT_WRITE(sc, GTMPSC_U_MMCR_LO(unit), r);
1280 1.1 matt
1281 1.1 matt r =
1282 1.1 matt GTMPSC_MMCR_HI_TCDV_DEFAULT
1283 1.1 matt |GTMPSC_MMCR_HI_RDW
1284 1.1 matt |GTMPSC_MMCR_HI_RCDV_DEFAULT;
1285 1.3 matt GT_WRITE(sc, GTMPSC_U_MMCR_HI(unit), r);
1286 1.1 matt
1287 1.1 matt /*
1288 1.1 matt * tell MPSC receive the Enter Hunt
1289 1.1 matt */
1290 1.1 matt r = sc->gtmpsc_chr2 | GTMPSC_CHR2_EH;
1291 1.3 matt GT_WRITE(sc, GTMPSC_U_CHRN(unit, 2), r);
1292 1.1 matt
1293 1.1 matt /*
1294 1.1 matt * clear any pending SDMA interrupts for this unit
1295 1.1 matt */
1296 1.3 matt r = GT_READ(sc, SDMA_ICAUSE);
1297 1.1 matt r &= ~SDMA_U_INTR_MASK(unit);
1298 1.3 matt GT_WRITE(sc, SDMA_ICAUSE, r); /* ??? */
1299 1.1 matt
1300 1.1 matt DPRINTF(("gtmpscinit: OK\n"));
1301 1.1 matt }
1302 1.1 matt
1303 1.1 matt /*
1304 1.1 matt * gtmpscinit - prepare MPSC for operation
1305 1.1 matt *
1306 1.1 matt * assumes we are called at ipl >= IPL_SERIAL
1307 1.1 matt */
1308 1.1 matt STATIC void
1309 1.1 matt gtmpscinit(struct gtmpsc_softc *sc)
1310 1.1 matt {
1311 1.1 matt static int once = 0;
1312 1.1 matt
1313 1.1 matt gtmpscinit_stop(sc, once);
1314 1.1 matt gtmpscinit_start(sc, once);
1315 1.5 matt once = 1;
1316 1.1 matt }
1317 1.1 matt
1318 1.1 matt /*
1319 1.1 matt * gtmpsccninit - initialize the driver and the mpsc device
1320 1.1 matt */
1321 1.1 matt void
1322 1.1 matt gtmpsccninit(struct consdev *cd)
1323 1.1 matt {
1324 1.1 matt }
1325 1.1 matt
1326 1.1 matt int
1327 1.1 matt gtmpsccngetc(dev_t dev)
1328 1.1 matt {
1329 1.4 matt unsigned int unit = 0;
1330 1.1 matt int c;
1331 1.1 matt
1332 1.1 matt unit = GTMPSCUNIT(dev);
1333 1.4 matt if (major(dev) != 0) {
1334 1.4 matt struct gtmpsc_softc *sc = device_lookup(>mpsc_cd, unit);
1335 1.4 matt if (sc == NULL)
1336 1.4 matt return 0;
1337 1.4 matt unit = sc->gtmpsc_unit;
1338 1.4 matt }
1339 1.1 matt if (unit >= GTMPSC_NCHAN)
1340 1.1 matt return 0;
1341 1.1 matt c = gtmpsc_common_getc(unit);
1342 1.1 matt
1343 1.1 matt return c;
1344 1.1 matt }
1345 1.1 matt
1346 1.1 matt void
1347 1.1 matt gtmpsccnputc(dev_t dev, int c)
1348 1.1 matt {
1349 1.4 matt unsigned int unit = 0;
1350 1.1 matt char ch = c;
1351 1.1 matt static int ix = 0;
1352 1.1 matt
1353 1.1 matt if (gtmpsccninit_done == 0) {
1354 1.1 matt if ((minor(dev) == 0) && (ix < sizeof(gtmpsc_earlybuf)))
1355 1.1 matt gtmpsc_earlybuf[ix++] = (unsigned char)c;
1356 1.1 matt return;
1357 1.1 matt }
1358 1.1 matt
1359 1.1 matt unit = GTMPSCUNIT(dev);
1360 1.4 matt if (major(dev) != 0) {
1361 1.4 matt struct gtmpsc_softc *sc = device_lookup(>mpsc_cd, unit);
1362 1.4 matt if (sc == NULL)
1363 1.4 matt return;
1364 1.4 matt unit = sc->gtmpsc_unit;
1365 1.4 matt }
1366 1.1 matt
1367 1.1 matt if (unit >= GTMPSC_NCHAN)
1368 1.1 matt return;
1369 1.4 matt
1370 1.1 matt gtmpsc_common_putc(unit, ch);
1371 1.1 matt }
1372 1.1 matt
1373 1.1 matt void
1374 1.1 matt gtmpsccnpollc(dev_t dev, int on)
1375 1.1 matt {
1376 1.1 matt }
1377 1.1 matt
1378 1.3 matt int
1379 1.3 matt gtmpsccnattach(bus_space_tag_t memt, bus_space_handle_t memh, int unit,
1380 1.3 matt int speed, tcflag_t tcflag)
1381 1.3 matt {
1382 1.3 matt struct gtmpsc_softc *sc = >mpsc_fake_softc;
1383 1.3 matt unsigned char *cp;
1384 1.3 matt unsigned char c;
1385 1.3 matt unsigned int i;
1386 1.3 matt
1387 1.4 matt if (gtmpsccninit_done)
1388 1.4 matt return 0;
1389 1.4 matt
1390 1.4 matt DPRINTF(("gtmpsccnattach\n"));
1391 1.3 matt gtmpsc_hackinit(sc, memt, memh, unit);
1392 1.4 matt DPRINTF(("gtmpscinit\n"));
1393 1.3 matt gtmpscinit(sc);
1394 1.3 matt gtmpsccninit_done = 1;
1395 1.3 matt cp = gtmpsc_earlybuf;
1396 1.4 matt strcpy(gtmpsc_earlybuf, "\r\nMPSC Lives!\r\n");
1397 1.3 matt for (i=0; i < sizeof(gtmpsc_earlybuf); i++) {
1398 1.3 matt c = *cp++;
1399 1.3 matt if (c == 0)
1400 1.3 matt break;
1401 1.4 matt gtmpsc_common_putc(unit, c);
1402 1.3 matt }
1403 1.4 matt DPRINTF(("switching cn_tab\n"));
1404 1.4 matt gtmpsc_consdev.cn_dev = makedev(0, unit);
1405 1.4 matt cn_tab = >mpsc_consdev;
1406 1.4 matt DPRINTF(("switched cn_tab!\n"));
1407 1.3 matt return 0;
1408 1.3 matt }
1409 1.3 matt
1410 1.1 matt /*
1411 1.1 matt * gtmpsc_common_pollc - non-blocking console read
1412 1.1 matt *
1413 1.1 matt * if there is an RX char, return it in *cp
1414 1.1 matt * set *statp if Break detected
1415 1.1 matt *
1416 1.1 matt * assumes we are called at ipl >= IPL_SERIAL
1417 1.1 matt *
1418 1.1 matt * return 1 if there is RX data
1419 1.1 matt * otherwise return 0
1420 1.1 matt */
1421 1.1 matt STATIC int
1422 1.1 matt gtmpsc_common_pollc(unsigned int unit, char *cp, int *statp)
1423 1.1 matt {
1424 1.1 matt struct gtmpsc_softc *sc = gtmpsc_scp[unit];
1425 1.1 matt gtmpsc_pollrx_t *vrxp;
1426 1.1 matt unsigned int ix;
1427 1.1 matt unsigned int cx;
1428 1.1 matt unsigned int nc;
1429 1.1 matt
1430 1.1 matt *statp = GTMPSC_STAT_NONE;
1431 1.1 matt ix = sc->gtmpsc_poll_rxix;
1432 1.1 matt nc = sc->gtmpsc_nc;
1433 1.1 matt cx = sc->gtmpsc_cx;
1434 1.1 matt if (nc == 0) {
1435 1.1 matt unsigned int *csrp;
1436 1.1 matt unsigned int csr;
1437 1.1 matt
1438 1.1 matt vrxp = &sc->gtmpsc_poll_sdmapage->rx[ix];
1439 1.1 matt csrp = &vrxp->rxdesc.sdma_csr;
1440 1.1 matt cx = 0;
1441 1.1 matt
1442 1.1 matt GTMPSC_CACHE_INVALIDATE(csrp);
1443 1.1 matt csr = desc_read(csrp);
1444 1.1 matt if (csr & SDMA_CSR_RX_OWN)
1445 1.1 matt return 0;
1446 1.1 matt if (csr & SDMA_CSR_RX_BR)
1447 1.1 matt *statp = GTMPSC_STAT_BREAK;
1448 1.1 matt if (csr & SDMA_CSR_RX_ES)
1449 1.1 matt PRINTF(("mpsc 0 RX error, rxdesc csr 0x%x\n", csr));
1450 1.1 matt
1451 1.1 matt nc = desc_read(&vrxp->rxdesc.sdma_cnt);
1452 1.1 matt nc &= SDMA_RX_CNT_BCNT_MASK;
1453 1.1 matt csr = SDMA_CSR_RX_L|SDMA_CSR_RX_F|SDMA_CSR_RX_OWN
1454 1.1 matt |SDMA_CSR_RX_EI;
1455 1.1 matt if (nc == 0) {
1456 1.1 matt if ((++ix) >= GTMPSC_NRXDESC)
1457 1.1 matt ix = 0;
1458 1.1 matt sc->gtmpsc_poll_rxix = ix;
1459 1.1 matt desc_write(csrp, csr);
1460 1.1 matt GTMPSC_CACHE_FLUSH(csrp);
1461 1.1 matt return 0;
1462 1.1 matt }
1463 1.1 matt bcopy(vrxp->rxbuf, sc->gtmpsc_rxbuf, nc);
1464 1.1 matt desc_write(csrp, csr);
1465 1.1 matt GTMPSC_CACHE_FLUSH(csrp);
1466 1.1 matt }
1467 1.1 matt gtmpsc_poll_pollc_cnt++;
1468 1.1 matt nc--;
1469 1.1 matt *cp = sc->gtmpsc_rxbuf[cx++];
1470 1.1 matt if (nc == 0) {
1471 1.1 matt if ((++ix) >= GTMPSC_NRXDESC)
1472 1.1 matt ix = 0;
1473 1.1 matt sc->gtmpsc_poll_rxix = ix;
1474 1.1 matt }
1475 1.1 matt sc->gtmpsc_cx = cx;
1476 1.1 matt sc->gtmpsc_nc = nc;
1477 1.1 matt return 1;
1478 1.1 matt }
1479 1.1 matt
1480 1.1 matt /*
1481 1.1 matt * gtmpsc_common_getc - polled console read
1482 1.1 matt *
1483 1.1 matt * We copy data from the DMA buffers into a buffer in the softc
1484 1.1 matt * to reduce descriptor ownership turnaround time
1485 1.1 matt * MPSC can crater if it wraps descriptor rings,
1486 1.1 matt * which is asynchronous and throttled only by line speed.
1487 1.1 matt *
1488 1.1 matt * This code assumes the buffer PA==KVA
1489 1.1 matt * and assumes we are called at ipl >= IPL_SERIAL
1490 1.1 matt */
1491 1.1 matt STATIC int
1492 1.1 matt gtmpsc_common_getc(unsigned int unit)
1493 1.1 matt {
1494 1.1 matt struct gtmpsc_softc *sc = gtmpsc_scp[unit];
1495 1.1 matt gtmpsc_pollrx_t *vrxp;
1496 1.1 matt unsigned int ix;
1497 1.1 matt unsigned int cx;
1498 1.1 matt unsigned int nc;
1499 1.1 matt int c;
1500 1.1 matt
1501 1.1 matt ix = sc->gtmpsc_poll_rxix;
1502 1.1 matt nc = sc->gtmpsc_nc;
1503 1.1 matt cx = sc->gtmpsc_cx;
1504 1.1 matt while (nc == 0) {
1505 1.1 matt unsigned int *csrp;
1506 1.1 matt unsigned int csr;
1507 1.1 matt unsigned int r;
1508 1.1 matt
1509 1.1 matt vrxp = &sc->gtmpsc_poll_sdmapage->rx[ix];
1510 1.1 matt csrp = &vrxp->rxdesc.sdma_csr;
1511 1.1 matt cx = 0;
1512 1.1 matt
1513 1.1 matt GTMPSC_CACHE_INVALIDATE(csrp);
1514 1.1 matt csr = desc_read(csrp);
1515 1.1 matt if (csr & SDMA_CSR_RX_OWN) {
1516 1.1 matt r = sc->gtmpsc_chr2 | GTMPSC_CHR2_CRD;
1517 1.4 matt GT_WRITE(sc, GTMPSC_U_CHRN(unit, 2), r);
1518 1.1 matt do {
1519 1.1 matt
1520 1.1 matt gtmpsc_poll_getc_miss++;
1521 1.1 matt GTMPSC_CACHE_INVALIDATE(csrp);
1522 1.4 matt DELAY(50);
1523 1.1 matt csr = desc_read(csrp);
1524 1.1 matt } while (csr & SDMA_CSR_RX_OWN);
1525 1.1 matt }
1526 1.1 matt if (csr & SDMA_CSR_RX_ES)
1527 1.1 matt PRINTF(("mpsc 0 RX error, rxdesc csr 0x%x\n", csr));
1528 1.1 matt
1529 1.1 matt nc = desc_read(&vrxp->rxdesc.sdma_cnt);
1530 1.1 matt nc &= SDMA_RX_CNT_BCNT_MASK;
1531 1.1 matt if (nc) {
1532 1.1 matt bcopy(vrxp->rxbuf, sc->gtmpsc_rxbuf, nc);
1533 1.1 matt } else {
1534 1.1 matt if ((++ix) >= GTMPSC_NRXDESC)
1535 1.1 matt ix = 0;
1536 1.1 matt sc->gtmpsc_poll_rxix = ix;
1537 1.1 matt }
1538 1.1 matt csr = SDMA_CSR_RX_L|SDMA_CSR_RX_F|SDMA_CSR_RX_OWN
1539 1.1 matt |SDMA_CSR_RX_EI;
1540 1.1 matt desc_write(csrp, csr);
1541 1.1 matt GTMPSC_CACHE_FLUSH(csrp);
1542 1.1 matt #ifdef KGDB
1543 1.1 matt if (unit == comkgdbport && gt_reva_gtmpsc_bug)
1544 1.4 matt GT_WRITE(sc, SDMA_ICAUSE, ~SDMA_INTR_RXBUF(unit));
1545 1.1 matt #endif
1546 1.1 matt }
1547 1.1 matt gtmpsc_poll_getc_cnt++;
1548 1.1 matt nc--;
1549 1.1 matt c = (int)sc->gtmpsc_rxbuf[cx++];
1550 1.1 matt if (nc == 0) {
1551 1.1 matt if ((++ix) >= GTMPSC_NRXDESC)
1552 1.1 matt ix = 0;
1553 1.1 matt sc->gtmpsc_poll_rxix = ix;
1554 1.1 matt }
1555 1.1 matt sc->gtmpsc_cx = cx;
1556 1.1 matt sc->gtmpsc_nc = nc;
1557 1.1 matt return c;
1558 1.1 matt }
1559 1.1 matt
1560 1.1 matt /*
1561 1.1 matt * gtmpsc_common_putn - write a buffer into the hardware
1562 1.1 matt *
1563 1.1 matt * assumes we are called at ipl >= IPL_SERIAL
1564 1.1 matt */
1565 1.1 matt STATIC void
1566 1.1 matt gtmpsc_common_putn(struct gtmpsc_softc *sc)
1567 1.1 matt
1568 1.1 matt {
1569 1.1 matt int unit = sc->gtmpsc_unit;
1570 1.1 matt int n;
1571 1.1 matt int kick;
1572 1.1 matt gtmpsc_polltx_t *vtxp;
1573 1.1 matt unsigned int *csrp;
1574 1.1 matt unsigned int csr;
1575 1.1 matt unsigned int ix;
1576 1.1 matt unsigned int sdcm;
1577 1.1 matt
1578 1.1 matt kick = 0;
1579 1.1 matt for (ix = sc->gtmpsc_poll_txix; sc->sc_tbc;) {
1580 1.1 matt vtxp = &sc->gtmpsc_poll_sdmapage->tx[ix];
1581 1.1 matt csrp = &vtxp->txdesc.sdma_csr;
1582 1.1 matt GTMPSC_CACHE_INVALIDATE(csrp);
1583 1.1 matt csr = desc_read(csrp);
1584 1.1 matt if ((csr & SDMA_CSR_TX_OWN) != 0)
1585 1.1 matt break;
1586 1.1 matt n = sc->sc_tbc;
1587 1.1 matt if (n > GTMPSC_TXBUFSZ)
1588 1.1 matt n = GTMPSC_TXBUFSZ;
1589 1.1 matt bcopy(sc->sc_tba, vtxp->txbuf, n);
1590 1.1 matt csr = SDMA_CSR_TX_L | SDMA_CSR_TX_F
1591 1.1 matt | SDMA_CSR_TX_EI | SDMA_CSR_TX_OWN;
1592 1.1 matt desc_write(&vtxp->txdesc.sdma_cnt,
1593 1.1 matt (n << SDMA_TX_CNT_BCNT_SHIFT) | n);
1594 1.1 matt desc_write(csrp, csr);
1595 1.1 matt GTMPSC_CACHE_FLUSH(csrp);
1596 1.1 matt sc->sc_tbc -= n;
1597 1.1 matt sc->sc_tba += n;
1598 1.1 matt gtmpsc_poll_putn_cnt += n;
1599 1.1 matt sc->cnt_tx_to_sdma += n;
1600 1.1 matt kick = 1;
1601 1.1 matt
1602 1.1 matt if (++ix >= GTMPSC_NTXDESC)
1603 1.1 matt ix = 0;
1604 1.1 matt }
1605 1.1 matt if (kick) {
1606 1.1 matt sc->gtmpsc_poll_txix = ix;
1607 1.1 matt
1608 1.1 matt /*
1609 1.1 matt * now kick some SDMA
1610 1.1 matt */
1611 1.3 matt sdcm = GT_READ(sc, SDMA_U_SDCM(unit));
1612 1.1 matt
1613 1.1 matt if ((sdcm & SDMA_SDCM_TXD) == 0) {
1614 1.4 matt GT_WRITE(sc, SDMA_U_SDCM(unit), SDMA_SDCM_TXD);
1615 1.1 matt }
1616 1.1 matt }
1617 1.1 matt }
1618 1.1 matt
1619 1.1 matt /*
1620 1.1 matt * gtmpsc_common_putc - polled console putc
1621 1.1 matt *
1622 1.1 matt * assumes we are called at ipl >= IPL_SERIAL
1623 1.1 matt */
1624 1.1 matt STATIC void
1625 1.1 matt gtmpsc_common_putc(unsigned int unit, unsigned char c)
1626 1.1 matt {
1627 1.1 matt struct gtmpsc_softc *sc = gtmpsc_scp[unit];
1628 1.1 matt gtmpsc_polltx_t *vtxp;
1629 1.1 matt unsigned int *csrp;
1630 1.1 matt unsigned int csr;
1631 1.1 matt unsigned int ix;
1632 1.1 matt unsigned int nix;
1633 1.1 matt
1634 1.5 matt DPRINTF(("gtmpsc_common_putc(%d, '%c'): cur=%#x, first=%#x", unit, c,
1635 1.5 matt GT_READ(sc, SDMA_U_SCTDP(unit)), /* current */
1636 1.5 matt GT_READ(sc, SDMA_U_SFTDP(unit)))); /* first */
1637 1.1 matt ix = sc->gtmpsc_poll_txix;
1638 1.1 matt nix = ix + 1;
1639 1.1 matt if (nix >= GTMPSC_NTXDESC)
1640 1.1 matt nix = 0;
1641 1.1 matt sc->gtmpsc_poll_txix = nix;
1642 1.1 matt vtxp = &sc->gtmpsc_poll_sdmapage->tx[ix];
1643 1.1 matt csrp = &vtxp->txdesc.sdma_csr;
1644 1.1 matt
1645 1.5 matt
1646 1.1 matt for (;;) {
1647 1.1 matt GTMPSC_CACHE_INVALIDATE(csrp);
1648 1.1 matt csr = desc_read(csrp);
1649 1.1 matt if ((csr & SDMA_CSR_TX_OWN) == 0)
1650 1.1 matt break;
1651 1.1 matt gtmpsc_poll_putc_miss++;
1652 1.5 matt DELAY(40);
1653 1.5 matt DPRINTF(("."));
1654 1.1 matt }
1655 1.1 matt if (csr & SDMA_CSR_TX_ES)
1656 1.5 matt PRINTF(("mpsc %d TX error, txdesc csr 0x%x\n", unit, csr));
1657 1.1 matt
1658 1.1 matt gtmpsc_poll_putc_cnt++;
1659 1.1 matt vtxp->txbuf[0] = c;
1660 1.5 matt csr = SDMA_CSR_TX_L | SDMA_CSR_TX_F | SDMA_CSR_TX_EI | SDMA_CSR_TX_OWN;
1661 1.1 matt desc_write(&vtxp->txdesc.sdma_cnt, (1 << SDMA_TX_CNT_BCNT_SHIFT) | 1);
1662 1.1 matt desc_write(csrp, csr);
1663 1.1 matt GTMPSC_CACHE_FLUSH(csrp);
1664 1.1 matt
1665 1.1 matt /*
1666 1.1 matt * now kick some SDMA
1667 1.1 matt */
1668 1.5 matt GT_WRITE(sc, SDMA_U_SDCM(unit), SDMA_SDCM_TXD);
1669 1.1 matt }
1670 1.1 matt
1671 1.1 matt
1672 1.1 matt STATIC void
1673 1.1 matt gtmpsc_poll(void *arg)
1674 1.1 matt {
1675 1.1 matt struct gtmpsc_softc *sc = (struct gtmpsc_softc *)arg;
1676 1.1 matt int kick;
1677 1.1 matt char ch;
1678 1.1 matt int stat;
1679 1.1 matt static struct timeval msg_time = {0,0};
1680 1.1 matt static struct timeval cur_time;
1681 1.1 matt static int fifo_full = 0;
1682 1.1 matt
1683 1.1 matt kick = 0;
1684 1.1 matt while (gtmpsc_common_pollc(sc->gtmpsc_unit, &ch, &stat)) {
1685 1.1 matt #ifdef DDB
1686 1.1 matt if (stat)
1687 1.1 matt break;
1688 1.1 matt #endif
1689 1.1 matt ++sc->cnt_rx_from_sdma;
1690 1.1 matt if (sc->gtmpsc_rxfifo_navail != 0) {
1691 1.1 matt sc->gtmpsc_rxfifo[sc->gtmpsc_rxfifo_putix++] = ch;
1692 1.1 matt if (sc->gtmpsc_rxfifo_putix == GTMPSC_RXFIFOSZ)
1693 1.1 matt sc->gtmpsc_rxfifo_putix = 0;
1694 1.1 matt atomic_add(&sc->gtmpsc_rxfifo_navail, -1);
1695 1.1 matt ++sc->cnt_rx_to_fifo;
1696 1.1 matt fifo_full = 0;
1697 1.1 matt kick = 1;
1698 1.1 matt } else {
1699 1.1 matt if (fifo_full == 0) {
1700 1.1 matt fifo_full = 1;
1701 1.1 matt microtime(&cur_time);
1702 1.1 matt if (cur_time.tv_sec - msg_time.tv_sec >= 5) {
1703 1.1 matt /* Only do this once in 5 sec */
1704 1.1 matt msg_time = cur_time;
1705 1.1 matt printf("mpsc%d: input FIFO full, "
1706 1.1 matt "dropping incoming characters\n",
1707 1.1 matt sc->gtmpsc_unit);
1708 1.1 matt }
1709 1.1 matt }
1710 1.1 matt }
1711 1.1 matt }
1712 1.1 matt #ifdef DDB
1713 1.1 matt if (stat) {
1714 1.4 matt if (cn_tab == >mpsc_consdev) {
1715 1.1 matt Debugger();
1716 1.4 matt }
1717 1.1 matt }
1718 1.1 matt #endif
1719 1.1 matt if (kick)
1720 1.3 matt softintr_schedule(sc->sc_si);
1721 1.1 matt }
1722 1.1 matt
1723 1.1 matt #ifdef KGDB
1724 1.1 matt /* ARGSUSED */
1725 1.1 matt STATIC int
1726 1.1 matt gtmpsc_kgdb_getc(arg)
1727 1.1 matt void *arg;
1728 1.1 matt {
1729 1.1 matt
1730 1.1 matt return (gtmpsc_common_getc(comkgdbport));
1731 1.1 matt }
1732 1.1 matt
1733 1.1 matt /* ARGSUSED */
1734 1.1 matt STATIC void
1735 1.1 matt gtmpsc_kgdb_putc(arg, c)
1736 1.1 matt void *arg;
1737 1.1 matt int c;
1738 1.1 matt {
1739 1.1 matt
1740 1.1 matt return (gtmpsc_common_putc(comkgdbport, c));
1741 1.1 matt }
1742 1.1 matt
1743 1.1 matt STATIC void
1744 1.1 matt gtmpsc_kgdb_poll(void *arg)
1745 1.1 matt {
1746 1.1 matt struct gtmpsc_softc *sc = (struct gtmpsc_softc *)arg;
1747 1.1 matt int s;
1748 1.1 matt char c;
1749 1.1 matt int brk;
1750 1.1 matt
1751 1.1 matt s = splserial();
1752 1.1 matt if (kgdb_recover == 0) { /* gdb is not currently talking to its agent */
1753 1.1 matt while (gtmpsc_common_pollc(sc->gtmpsc_unit, &c, &brk)) {
1754 1.1 matt if (c == CTRL('c'))
1755 1.1 matt brk = GTMPSC_STAT_BREAK;
1756 1.1 matt if (brk == GTMPSC_STAT_BREAK)
1757 1.1 matt break;
1758 1.1 matt }
1759 1.1 matt if (brk == GTMPSC_STAT_BREAK) {
1760 1.1 matt if (kgdb_break_immediate)
1761 1.1 matt breakpoint();
1762 1.1 matt else {
1763 1.1 matt printf("connecting to kgdb\n");
1764 1.1 matt kgdb_connect(1);
1765 1.1 matt }
1766 1.1 matt }
1767 1.1 matt }
1768 1.1 matt splx(s);
1769 1.1 matt }
1770 1.1 matt
1771 1.1 matt #endif /* KGDB */
1772 1.1 matt
1773 1.2 matt #if 0
1774 1.1 matt void
1775 1.1 matt gtmpsc_printf(const char *fmt, ...)
1776 1.1 matt {
1777 1.1 matt struct consdev *ocd;
1778 1.1 matt int s;
1779 1.1 matt va_list ap;
1780 1.1 matt
1781 1.1 matt s = splserial();
1782 1.1 matt ocd = cn_tab;
1783 1.1 matt cn_tab = &constab[0];
1784 1.1 matt va_start(ap, fmt);
1785 1.1 matt printf(fmt, ap);
1786 1.1 matt va_end(ap);
1787 1.1 matt cn_tab = ocd;
1788 1.1 matt splx(s);
1789 1.1 matt }
1790 1.2 matt #endif
1791 1.1 matt
1792 1.1 matt void
1793 1.1 matt gtmpsc_mem_printf(const char *fmt, ...)
1794 1.1 matt {
1795 1.1 matt va_list ap;
1796 1.1 matt static unsigned char *p = gtmpsc_print_buf;
1797 1.1 matt
1798 1.1 matt if (p >= >mpsc_print_buf[GTMPSC_PRINT_BUF_SIZE - 128]) {
1799 1.1 matt bzero(gtmpsc_print_buf, GTMPSC_PRINT_BUF_SIZE);
1800 1.1 matt p = gtmpsc_print_buf;
1801 1.1 matt }
1802 1.1 matt va_start(ap, fmt);
1803 1.1 matt p += vsprintf(p, fmt, ap);
1804 1.1 matt va_end(ap);
1805 1.1 matt }
1806 1.1 matt
1807 1.1 matt void
1808 1.1 matt gtmpsc_shutdownhook(void *arg)
1809 1.1 matt {
1810 1.1 matt gtmpsc_softc_t *sc = (gtmpsc_softc_t *)arg;
1811 1.1 matt
1812 1.1 matt gtmpsc_txflush(sc);
1813 1.1 matt }
1814 1.1 matt
1815 1.1 matt void
1816 1.1 matt gtmpsccnhalt(dev_t dev)
1817 1.1 matt {
1818 1.1 matt unsigned int unit;
1819 1.1 matt u_int32_t r;
1820 1.1 matt
1821 1.1 matt for (unit = 0; unit < GTMPSC_NCHAN; unit++) {
1822 1.4 matt gtmpsc_softc_t *sc = gtmpsc_scp[unit];
1823 1.1 matt if (sc == NULL)
1824 1.1 matt continue;
1825 1.1 matt
1826 1.1 matt /*
1827 1.1 matt * flush TX buffers
1828 1.1 matt */
1829 1.1 matt gtmpsc_txflush(sc);
1830 1.1 matt
1831 1.1 matt /*
1832 1.1 matt * stop MPSC unit RX
1833 1.1 matt */
1834 1.3 matt r = GT_READ(sc, GTMPSC_U_CHRN(unit, 2));
1835 1.1 matt r &= ~GTMPSC_CHR2_EH;
1836 1.1 matt r |= GTMPSC_CHR2_RXABORT;
1837 1.3 matt GT_WRITE(sc, GTMPSC_U_CHRN(unit, 2), r);
1838 1.1 matt
1839 1.1 matt DELAY(GTMPSC_RESET_DELAY);
1840 1.1 matt
1841 1.1 matt /*
1842 1.1 matt * abort SDMA RX for MPSC unit
1843 1.1 matt */
1844 1.4 matt GT_WRITE(sc, SDMA_U_SDCM(unit), SDMA_SDCM_AR);
1845 1.1 matt }
1846 1.1 matt }
1847 1.1 matt
1848 1.1 matt void
1849 1.1 matt gtmpsc_puts(char *str)
1850 1.1 matt {
1851 1.1 matt char c;
1852 1.1 matt
1853 1.1 matt if (str == NULL)
1854 1.1 matt return;
1855 1.1 matt while ((c = *str++) != 0)
1856 1.1 matt gtmpsccnputc(0, c);
1857 1.1 matt }
1858